Harry Ho
64e85fc143
* A single `SyncDDSTTL` experiment definition can be used to test DAC and TTL outputs. * For ST1/ST3, simply run this on Sayma gateware that produces hardcoded waves at SAWGs. * For ST2/ST4, either: * simply run this on Sayma gateware that produces hardcoded waves at both SAWGs and TTLs; or * set `gen_ttl_wave=true` and run this on Sayma gateware that produces hardcoded waves at SAWGs only, while both MCXs are used as TTLOuts. |
||
---|---|---|
artiq_exp | ||
99-local.rules | ||
get_and_plot_remote_sayma_data | ||
mch_start | ||
mch_stop | ||
plot_sayma_data.py | ||
README | ||
rp_get_sayma_data.py |