93ba0cbe9d
HSADC: change from AC coupling to DC coupling; PCB: finish HSADC layout
17127387c9
PCB: optimize buck converter and shunt resistor layout
08bea50eb2
finish routing
53accc8761
PCB: finish IO and analog connectors
4b15f466a0
PCB: finish SWD, IIC
0e1120d266
FPGA: modify pin connections for convenient layout routing; PCB: finish FPGA IO, FSMC, ADC BUS, Power routing
2a31c8b3f3
PCB: finish LVDS routing
6535ff5423
LVDS&IO: add fpga flash config; all: fix connection bugs; PCB: initialize component positions and layout
b740887ac2
HighSpeedADC: fix chip rotation bug, remove SMA connector; all: fix BJT base resistors; Power: remove DC jack; LVDS&IO: replace IDC header with dupont
982fefd6b5
all: update gitigore to fix symbol and footpin bugs; replace messy libs into one
327abdeb24
CurrentSensor: fix bugs and replace opamp with current senser
9bcc9a229b
TestAutomation: replace messy wires with bus
45940c1ac8
all: finish routing
9c10edde19
CurrentSensor: add mid point voltage reference; FPGA: fix pinout
0cebd6ed2b
LVDS: add LVDS ports; all: add LEDs
74f4fc201a
FPGA: add GPIO and ADC parallel port
4123caa996
all: add gitignore; remove redundant files from repo; optimize file name style
ea24a86bbe
all: add gitignore; remove redundant files from repo; optimize file name style
ea24a86bbe
all: add gitignore; remove redundant files from repo; optimize file name style
33a31d6db2
all: remove redundant files from repo; optimize file name style
6cee2d0419
Current_Senser: add current sampling; all: optimize +3.3VA
9f7ffb7754
docs: remove unused Chinese docs
fc8c667020
Power: fix hierarchical and global label
5b4801ff74
FPGA: finish EEM, I2C, CFG, SPI FLASH
fc2cb47610
all: map symbol and footpins
24471104a5
Analog_LVDS: finish ADC
66188cd3ad
Ethernet: finish ethernet controller and PoE input