fsagbuya
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

WRPLL: add filter for DRTIO 100MHz

This commit is contained in:
morgan 2024-05-08 16:22:07 +08:00 committed by sb10q
parent cdf4ff24c0
commit 35ea0ed2ca
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/libboard_artiq/src/si549.rs
View File

@ -344,6 +344,16 @@ pub mod wrpll {
pub a2: f64, pub a2: f64,
} }
#[cfg(rtio_frequency = "100.0")]
const LPF: FilterParameters = FilterParameters {
b0: 0.03967479060647884,
b1: 0.07934958121295768,
b2: 0.03967479060647884,
a1: -1.3865593741228928,
a2: 0.5452585365488082,
};
#[cfg(rtio_frequency = "125.0")]
const LPF: FilterParameters = FilterParameters { const LPF: FilterParameters = FilterParameters {
b0: 0.07209205036273991, b0: 0.07209205036273991,
b1: 0.14418410072547982, b1: 0.14418410072547982,