fsagbuya
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

analyzer: drive wid and wstrb

This commit is contained in:
Sebastien Bourdeauducq 2020-07-15 23:11:19 +08:00
parent 8e758ecc17
commit 0b0ca8de49
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/gateware/analyzer.py
View File

@ -52,9 +52,11 @@ class AXIDMAWriter(Module, AutoCSR):
] ]
self.comb += [ self.comb += [
membus.w.id.eq(0),
membus.w.valid.eq(self.sink.stb), membus.w.valid.eq(self.sink.stb),
self.sink.ack.eq(membus.w.ready), self.sink.ack.eq(membus.w.ready),
membus.w.data.eq(self.sink.data) membus.w.data.eq(self.sink.data),
membus.w.strb.eq(2**(dw//8)-1),
] ]
beat_count = Signal(max=burst_length) beat_count = Signal(max=burst_length)
self.sync += [ self.sync += [