thermostat/src/pins.rs

274 lines
8.0 KiB
Rust
Raw Normal View History

use stm32f4xx_hal::{
2020-04-11 03:05:05 +08:00
adc::Adc,
2020-05-13 05:16:57 +08:00
hal::{blocking::spi::Transfer, digital::v2::OutputPin},
gpio::{
2020-04-11 03:05:05 +08:00
AF5, Alternate, Analog,
2020-03-13 00:26:14 +08:00
gpioa::*,
gpiob::*,
gpioc::*,
gpioe::*,
2020-03-13 02:24:57 +08:00
gpiof::*,
2020-03-13 00:26:14 +08:00
gpiog::*,
GpioExt,
Output, PushPull,
Speed::VeryHigh,
},
rcc::Clocks,
2020-03-13 00:26:14 +08:00
pwm::{self, PwmChannels},
2020-03-20 05:21:17 +08:00
spi::{Spi, NoMiso},
2020-04-11 03:05:05 +08:00
stm32::{ADC1, ADC2, GPIOA, GPIOB, GPIOC, GPIOE, GPIOF, GPIOG, SPI2, SPI4, SPI5, TIM1, TIM3},
2020-03-20 05:21:17 +08:00
time::U32Ext,
2020-03-09 07:27:35 +08:00
};
2020-04-11 03:05:05 +08:00
use crate::channel::{Channel0, Channel1};
2020-03-09 07:27:35 +08:00
2020-05-13 05:16:57 +08:00
pub trait ChannelPins {
type DacSpi: Transfer<u8>;
type DacSync: OutputPin;
type Shdn: OutputPin;
type RefAdc;
type RefPin;
}
impl ChannelPins for Channel0 {
type DacSpi = Dac0Spi;
type DacSync = PE4<Output<PushPull>>;
type Shdn = PE10<Output<PushPull>>;
type RefAdc = Adc<ADC1>;
2020-05-16 07:09:38 +08:00
type RefPin = PA4<Analog>;
2020-05-13 05:16:57 +08:00
}
impl ChannelPins for Channel1 {
type DacSpi = Dac1Spi;
type DacSync = PF6<Output<PushPull>>;
type Shdn = PE15<Output<PushPull>>;
type RefAdc = Adc<ADC2>;
2020-05-16 07:09:38 +08:00
type RefPin = PA5<Analog>;
2020-05-13 05:16:57 +08:00
}
/// SPI peripheral used for communication with the ADC
2020-05-13 05:16:57 +08:00
pub type AdcSpi = Spi<SPI2, (PB10<Alternate<AF5>>, PB14<Alternate<AF5>>, PB15<Alternate<AF5>>)>;
pub type AdcNss = PB12<Output<PushPull>>;
2020-03-13 02:24:57 +08:00
type Dac0Spi = Spi<SPI4, (PE2<Alternate<AF5>>, NoMiso, PE6<Alternate<AF5>>)>;
type Dac1Spi = Spi<SPI5, (PF7<Alternate<AF5>>, NoMiso, PF9<Alternate<AF5>>)>;
2020-05-13 05:16:57 +08:00
pub struct ChannelPinSet<C: ChannelPins> {
pub dac_spi: C::DacSpi,
pub dac_sync: C::DacSync,
pub shdn: C::Shdn,
pub ref_adc: C::RefAdc,
pub ref_pin: C::RefPin,
}
pub struct Pins {
pub adc_spi: AdcSpi,
2020-05-13 05:16:57 +08:00
pub adc_nss: AdcNss,
2020-03-13 00:26:14 +08:00
pub pwm: PwmPins,
2020-05-13 05:16:57 +08:00
pub channel0: ChannelPinSet<Channel0>,
pub channel1: ChannelPinSet<Channel1>,
}
impl Pins {
/// Setup GPIO pins and configure MCU peripherals
2020-03-13 00:26:14 +08:00
pub fn setup(
clocks: Clocks,
2020-04-11 03:05:05 +08:00
tim1: TIM1, tim3: TIM3,
2020-03-13 02:24:57 +08:00
gpioa: GPIOA, gpiob: GPIOB, gpioc: GPIOC, gpioe: GPIOE, gpiof: GPIOF, gpiog: GPIOG,
2020-04-11 03:05:05 +08:00
spi2: SPI2, spi4: SPI4, spi5: SPI5,
adc1: ADC1, adc2: ADC2,
2020-03-13 00:26:14 +08:00
) -> Self {
let gpioa = gpioa.split();
let gpiob = gpiob.split();
let gpioc = gpioc.split();
2020-03-13 00:26:14 +08:00
let gpioe = gpioe.split();
2020-03-13 02:24:57 +08:00
let gpiof = gpiof.split();
let gpiog = gpiog.split();
Self::setup_ethernet(
gpioa.pa1, gpioa.pa2, gpioc.pc1, gpioa.pa7,
gpioc.pc4, gpioc.pc5, gpiob.pb11, gpiog.pg13,
gpiob.pb13
);
let adc_spi = Self::setup_spi_adc(clocks, spi2, gpiob.pb10, gpiob.pb14, gpiob.pb15);
let adc_nss = gpiob.pb12.into_push_pull_output();
2020-03-13 00:26:14 +08:00
2020-03-21 07:33:31 +08:00
let pwm = PwmPins::setup(
clocks, tim1, tim3,
gpioc.pc6, gpioc.pc7,
gpioe.pe9, gpioe.pe11,
gpioe.pe13, gpioe.pe14
);
2020-03-13 02:24:57 +08:00
let (dac0_spi, dac0_sync) = Self::setup_dac0(
clocks, spi4,
gpioe.pe2, gpioe.pe4, gpioe.pe6
);
2020-03-21 07:33:31 +08:00
let mut shdn0 = gpioe.pe10.into_push_pull_output();
let _ = shdn0.set_low();
2020-04-11 03:05:05 +08:00
let mut ref0_adc = Adc::adc1(adc1, true, Default::default());
ref0_adc.enable();
2020-05-16 07:09:38 +08:00
let ref0_pin = gpioa.pa4.into_analog();
2020-05-13 05:16:57 +08:00
let channel0 = ChannelPinSet {
dac_spi: dac0_spi,
dac_sync: dac0_sync,
shdn: shdn0,
ref_adc: ref0_adc,
ref_pin: ref0_pin,
};
2020-04-11 03:05:05 +08:00
2020-03-13 02:24:57 +08:00
let (dac1_spi, dac1_sync) = Self::setup_dac1(
clocks, spi5,
gpiof.pf7, gpiof.pf6, gpiof.pf9
);
2020-03-21 07:33:31 +08:00
let mut shdn1 = gpioe.pe15.into_push_pull_output();
let _ = shdn1.set_low();
2020-04-11 03:05:05 +08:00
let mut ref1_adc = Adc::adc2(adc2, true, Default::default());
ref1_adc.enable();
2020-05-16 07:09:38 +08:00
let ref1_pin = gpioa.pa5.into_analog();
2020-05-13 05:16:57 +08:00
let channel1 = ChannelPinSet {
dac_spi: dac1_spi,
dac_sync: dac1_sync,
shdn: shdn1,
ref_adc: ref1_adc,
ref_pin: ref1_pin,
};
2020-03-13 00:26:14 +08:00
Pins {
2020-03-13 02:24:57 +08:00
adc_spi, adc_nss,
2020-03-13 00:26:14 +08:00
pwm,
2020-05-13 05:16:57 +08:00
channel0,
channel1,
}
}
/// Configure the GPIO pins for SPI operation, and initialize SPI
fn setup_spi_adc<M1, M2, M3>(
clocks: Clocks,
spi2: SPI2,
sck: PB10<M1>,
miso: PB14<M2>,
mosi: PB15<M3>,
) -> AdcSpi
{
let sck = sck.into_alternate_af5();
let miso = miso.into_alternate_af5();
let mosi = mosi.into_alternate_af5();
Spi::spi2(
spi2,
(sck, miso, mosi),
crate::ad7172::SPI_MODE,
crate::ad7172::SPI_CLOCK.into(),
clocks
)
}
2020-03-13 02:24:57 +08:00
fn setup_dac0<M1, M2, M3>(
clocks: Clocks, spi4: SPI4,
sclk: PE2<M1>, sync: PE4<M2>, sdin: PE6<M3>
) -> (Dac0Spi, PE4<Output<PushPull>>) {
let sclk = sclk.into_alternate_af5();
let sdin = sdin.into_alternate_af5();
let spi = Spi::spi4(
spi4,
(sclk, NoMiso, sdin),
2020-03-13 04:27:03 +08:00
crate::ad5680::SPI_MODE,
crate::ad5680::SPI_CLOCK.into(),
2020-03-13 02:24:57 +08:00
clocks
);
let sync = sync.into_push_pull_output();
(spi, sync)
}
fn setup_dac1<M1, M2, M3>(
clocks: Clocks, spi5: SPI5,
sclk: PF7<M1>, sync: PF6<M2>, sdin: PF9<M3>
) -> (Dac1Spi, PF6<Output<PushPull>>) {
let sclk = sclk.into_alternate_af5();
let sdin = sdin.into_alternate_af5();
let spi = Spi::spi5(
spi5,
(sclk, NoMiso, sdin),
2020-03-13 04:27:03 +08:00
crate::ad5680::SPI_MODE,
crate::ad5680::SPI_CLOCK.into(),
2020-03-13 02:24:57 +08:00
clocks
);
let sync = sync.into_push_pull_output();
(spi, sync)
}
/// Configure the GPIO pins for Ethernet operation
fn setup_ethernet<M1, M2, M3, M4, M5, M6, M7, M8, M9>(
pa1: PA1<M1>, pa2: PA2<M2>, pc1: PC1<M3>, pa7: PA7<M4>,
pc4: PC4<M5>, pc5: PC5<M6>, pb11: PB11<M7>, pg13: PG13<M8>,
pb13: PB13<M9>
) {
// PA1 RMII Reference Clock - SB13 ON
pa1.into_alternate_af11().set_speed(VeryHigh);
// PA2 RMII MDIO - SB160 ON
pa2.into_alternate_af11().set_speed(VeryHigh);
// PC1 RMII MDC - SB164 ON
pc1.into_alternate_af11().set_speed(VeryHigh);
// PA7 RMII RX Data Valid D11 JP6 ON
pa7.into_alternate_af11().set_speed(VeryHigh);
// PC4 RMII RXD0 - SB178 ON
pc4.into_alternate_af11().set_speed(VeryHigh);
// PC5 RMII RXD1 - SB181 ON
pc5.into_alternate_af11().set_speed(VeryHigh);
// PB11 RMII TX Enable - SB183 ON
pb11.into_alternate_af11().set_speed(VeryHigh);
// PG13 RXII TXD0 - SB182 ON
pg13.into_alternate_af11().set_speed(VeryHigh);
// PB13 RMII TXD1 I2S_A_CK JP7 ON
pb13.into_alternate_af11().set_speed(VeryHigh);
}
2020-03-09 07:27:35 +08:00
}
2020-03-13 00:26:14 +08:00
pub struct PwmPins {
2020-03-20 01:34:57 +08:00
pub max_v0: PwmChannels<TIM3, pwm::C1>,
pub max_v1: PwmChannels<TIM3, pwm::C2>,
pub max_i_pos0: PwmChannels<TIM1, pwm::C1>,
pub max_i_pos1: PwmChannels<TIM1, pwm::C2>,
pub max_i_neg0: PwmChannels<TIM1, pwm::C3>,
pub max_i_neg1: PwmChannels<TIM1, pwm::C4>,
2020-03-13 00:26:14 +08:00
}
impl PwmPins {
fn setup<M1, M2, M3, M4, M5, M6>(
clocks: Clocks,
tim1: TIM1,
tim3: TIM3,
max_v0: PC6<M1>,
max_v1: PC7<M2>,
max_i_pos0: PE9<M3>,
max_i_pos1: PE11<M4>,
max_i_neg0: PE13<M5>,
max_i_neg1: PE14<M6>,
) -> PwmPins {
let freq = 20u32.khz();
let channels = (
max_v0.into_alternate_af2(),
max_v1.into_alternate_af2(),
);
let (max_v0, max_v1) = pwm::tim3(tim3, channels, clocks, freq);
let channels = (
max_i_pos0.into_alternate_af1(),
max_i_pos1.into_alternate_af1(),
max_i_neg0.into_alternate_af1(),
max_i_neg1.into_alternate_af1(),
);
let (max_i_pos0, max_i_pos1, max_i_neg0, max_i_neg1) =
pwm::tim1(tim1, channels, clocks, freq);
PwmPins {
max_v0, max_v1,
max_i_pos0, max_i_pos1,
max_i_neg0, max_i_neg1,
}
}
}