7210: update, add phase noise chart
105
7210.tex
|
@ -1,10 +1,10 @@
|
||||||
\include{preamble.tex}
|
\input{preamble.tex}
|
||||||
\graphicspath{{images/7210}{images}}
|
\graphicspath{{images/7210}{images}}
|
||||||
|
|
||||||
\title{7210 Clocker}
|
\title{7210 Clocker}
|
||||||
\author{M-Labs Limited}
|
\author{M-Labs Limited}
|
||||||
\date{January 2022}
|
\date{January 2024}
|
||||||
\revision{Revision 2}
|
\revision{Revision 3}
|
||||||
\companylogo{\includegraphics[height=0.73in]{artiq_sinara.pdf}}
|
\companylogo{\includegraphics[height=0.73in]{artiq_sinara.pdf}}
|
||||||
|
|
||||||
\begin{document}
|
\begin{document}
|
||||||
|
@ -13,18 +13,18 @@
|
||||||
\section{Features}
|
\section{Features}
|
||||||
|
|
||||||
\begin{itemize}
|
\begin{itemize}
|
||||||
\item{Distribute a low jitter clock signal.}
|
\item{Low-jitter clock signal distribution}
|
||||||
\item{SMA \& MMCX clock input.}
|
\item{SMA \& MMCX input}
|
||||||
\item{4 SMA \& 6 MMCX output.}
|
\item{4 SMA \& 6 MMCX output}
|
||||||
\item{\textless100 fs RMS clock jitter.}
|
\item{\textless100 fs RMS jitter}
|
||||||
\end{itemize}
|
\end{itemize}
|
||||||
|
|
||||||
\section{Applications}
|
\section{Applications}
|
||||||
|
|
||||||
\begin{itemize}
|
\begin{itemize}
|
||||||
\item{Distribute clock signal.}
|
\item{Distribute clock signals}
|
||||||
\item{Clock distribution amplifier.}
|
\item{Amplify clock signals}
|
||||||
\item{Drive clocks input for:\begin{itemize}
|
\item{Drive clock input for:\begin{itemize}
|
||||||
\item{4410/4412 DDS Urukul}
|
\item{4410/4412 DDS Urukul}
|
||||||
\item{4456 Synthesizer Mirny}
|
\item{4456 Synthesizer Mirny}
|
||||||
\item{4624 Phaser}
|
\item{4624 Phaser}
|
||||||
|
@ -32,17 +32,13 @@
|
||||||
\end{itemize}
|
\end{itemize}
|
||||||
|
|
||||||
\section{General Description}
|
\section{General Description}
|
||||||
The 7210 Clocker card is a 4hp EEM module.
|
The 7210 Clocker card is a 4hp EEM module, capable of distributing clock signals with \textless100 fs RMS jitter.
|
||||||
It distrubites clock signal with \textless100 fs RMS jitter.
|
|
||||||
|
|
||||||
Clock input can be supplied to Clocker through the external SMA connector or the internal MMCX connector.
|
Clock input can be supplied to Clocker through the external SMA connector or the internal MMCX connector. The input source is selected using an SPDT switch.
|
||||||
The input source can be selected using an SPDT switch.
|
|
||||||
Each card distributes the input to 10 outputs.
|
|
||||||
4 outputs are interfaced with SMA connectors, the other 6 are with MMCX connectors.
|
|
||||||
|
|
||||||
Clocker can be powered externally or internally.
|
Each Clocker card distributes an input to 10 outputs. 4 outputs are interfaced with SMA connectors, the other 6 with MMCX connectors.
|
||||||
To provide external power, connect an external 12V power source through the front panel power jack.
|
|
||||||
Otherwise, connect it to a carrier card (1124 Kasli or 1125 Kasli-SoC) using the EEM port.
|
Clocker can be powered externally or internally. To provide external power, connect an external 12V power source either through front panel power jack or rear connector. Alternatively, connect it to a carrier card (e.g. 1124 Kasli, 1125 Kasli-SoC) using the EEM port.
|
||||||
|
|
||||||
% Switch to next column
|
% Switch to next column
|
||||||
\vfill\break
|
\vfill\break
|
||||||
|
@ -65,7 +61,7 @@ Otherwise, connect it to a carrier card (1124 Kasli or 1125 Kasli-SoC) using the
|
||||||
\draw[color=white, text=black] (-0.1, -1.4) node[twoportshape, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (mmcx7) {};
|
\draw[color=white, text=black] (-0.1, -1.4) node[twoportshape, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (mmcx7) {};
|
||||||
\draw[color=white, text=black] (-0.1, -1.75) node[twoportshape, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (mmcx8) {};
|
\draw[color=white, text=black] (-0.1, -1.75) node[twoportshape, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (mmcx8) {};
|
||||||
\draw[color=white, text=black] (-0.1, -2.1) node[twoportshape, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (mmcx9) {};
|
\draw[color=white, text=black] (-0.1, -2.1) node[twoportshape, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (mmcx9) {};
|
||||||
|
|
||||||
% Labels for all IO symbols
|
% Labels for all IO symbols
|
||||||
\node [label=center:\tiny{OUT 0}] at (sma0) {};
|
\node [label=center:\tiny{OUT 0}] at (sma0) {};
|
||||||
\node [label=center:\tiny{OUT 1}] at (sma1) {};
|
\node [label=center:\tiny{OUT 1}] at (sma1) {};
|
||||||
|
@ -106,14 +102,14 @@ Otherwise, connect it to a carrier card (1124 Kasli or 1125 Kasli-SoC) using the
|
||||||
\draw (0,0) circle(1.5);
|
\draw (0,0) circle(1.5);
|
||||||
\clip (-0.8,0) rectangle (0.8,0.8);
|
\clip (-0.8,0) rectangle (0.8,0.8);
|
||||||
\draw (0,0) circle(0.8);
|
\draw (0,0) circle(0.8);
|
||||||
\end{scope}
|
\end{scope}
|
||||||
\begin{scope}[scale=0.07 , rotate=-90, xshift=5cm, yshift=2cm]
|
\begin{scope}[scale=0.07 , rotate=-90, xshift=5cm, yshift=2cm]
|
||||||
\draw (0,0.65) -- (0,3);
|
\draw (0,0.65) -- (0,3);
|
||||||
\clip (-1.5,0) rectangle (1.5,1.5);
|
\clip (-1.5,0) rectangle (1.5,1.5);
|
||||||
\draw (0,0) circle(1.5);
|
\draw (0,0) circle(1.5);
|
||||||
\clip (-0.8,0) rectangle (0.8,0.8);
|
\clip (-0.8,0) rectangle (0.8,0.8);
|
||||||
\draw (0,0) circle(0.8);
|
\draw (0,0) circle(0.8);
|
||||||
\end{scope}
|
\end{scope}
|
||||||
\begin{scope}[scale=0.07 , rotate=-90, xshift=10cm, yshift=2cm]
|
\begin{scope}[scale=0.07 , rotate=-90, xshift=10cm, yshift=2cm]
|
||||||
\draw (0,0.65) -- (0,3);
|
\draw (0,0.65) -- (0,3);
|
||||||
\clip (-1.5,0) rectangle (1.5,1.5);
|
\clip (-1.5,0) rectangle (1.5,1.5);
|
||||||
|
@ -187,7 +183,7 @@ Otherwise, connect it to a carrier card (1124 Kasli or 1125 Kasli-SoC) using the
|
||||||
\begin{scope}[xshift=3cm, yshift=-1.78cm, scale=0.12, every node/.style={scale=0.1}, rotate=-90 ]
|
\begin{scope}[xshift=3cm, yshift=-1.78cm, scale=0.12, every node/.style={scale=0.1}, rotate=-90 ]
|
||||||
\draw (0.4,0) to[short,-o](0.75,0);
|
\draw (0.4,0) to[short,-o](0.75,0);
|
||||||
\draw (0.78,0)-- +(30:0.46);
|
\draw (0.78,0)-- +(30:0.46);
|
||||||
\draw (1.25,0)to[short,o-](1.6,0) ;
|
\draw (1.25,0)to[short,o-](1.6,0);
|
||||||
\end{scope}
|
\end{scope}
|
||||||
|
|
||||||
% Connect CLKINs to the clock buffer
|
% Connect CLKINs to the clock buffer
|
||||||
|
@ -218,24 +214,27 @@ Otherwise, connect it to a carrier card (1124 Kasli or 1125 Kasli-SoC) using the
|
||||||
\caption{Simplified Block Diagram}
|
\caption{Simplified Block Diagram}
|
||||||
\end{figure}
|
\end{figure}
|
||||||
|
|
||||||
|
\vspace{5mm}
|
||||||
|
|
||||||
\begin{figure}[hbt!]
|
\begin{figure}[hbt!]
|
||||||
\centering
|
\centering
|
||||||
\includegraphics[height=3in]{Clocker_FP.jpg}
|
\includegraphics[height=3.5in]{photo7210.jpg}
|
||||||
\includegraphics[height=3in]{photo7210.jpg}
|
\includegraphics[height=3.5in]{clocker_front_panel.jpg}
|
||||||
\caption{Clocker Card photo}
|
\caption{Clocker card and front panel}
|
||||||
\end{figure}
|
\end{figure}
|
||||||
|
|
||||||
% For wide tables, a single column layout is better. It can be switched
|
% For wide tables, a single column layout is better. It can be switched
|
||||||
% page-by-page.
|
% page-by-page.
|
||||||
\onecolumn
|
\onecolumn
|
||||||
|
|
||||||
|
\section{Source}
|
||||||
|
|
||||||
|
Clocker, like all the Sinara hardware family, is open-source hardware, and design files (schematics, PCB layouts,
|
||||||
|
BOMs) can be found in detail at the repository \url{https://github.com/sinara-hw/Clocker}.
|
||||||
|
|
||||||
\section{Electrical Specifications}
|
\section{Electrical Specifications}
|
||||||
|
|
||||||
Specifications are derived based on the datasheets of
|
Specifications are derived based on the datasheets of the clock buffer (ADCLK950BCPZ\footnote{\url{https://www.analog.com/media/en/technical-documentation/data-sheets/ADCLK950.pdf}}) and the RF transformer (TCM2-43X+\footnote{\url{https://www.minicircuits.com/pdfs/TCM2-43X+.pdf}}) used. Clock output specifications are tested by supplying a 100 MHz DDS signal to the SMA input connector\footnote{\label{clocker6}\url{https://github.com/sinara-hw/Clocker/issues/6\#issuecomment-414048168}}. The output is connected to an oscilloscope with 50\textOmega~termination.
|
||||||
the clock buffer (ADCLK950BCPZ\footnote{\label{clock_buffer}https://www.analog.com/media/en/technical-documentation/data-sheets/ADCLK950.pdf}) \&
|
|
||||||
the RF transformer (TCM2-43X+\footnote{\label{rf_transformer}https://www.minicircuits.com/pdfs/TCM2-43X+.pdf}).
|
|
||||||
Clock output specifications is tested by supplying a 100 MHz DDS signal to the SMA input connector.\footnote{\label{clocker6}https://github.com/sinara-hw/Clocker/issues/6\#issuecomment-414048168}
|
|
||||||
The output is connected to an oscilloscope with 50\textOmega~termination.
|
|
||||||
|
|
||||||
\begin{table}[h]
|
\begin{table}[h]
|
||||||
\centering
|
\centering
|
||||||
|
@ -246,13 +245,13 @@ The output is connected to an oscilloscope with 50\textOmega~termination.
|
||||||
\textbf{Parameter} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
|
\textbf{Parameter} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
|
||||||
\textbf{Unit} & \textbf{Conditions} \\
|
\textbf{Unit} & \textbf{Conditions} \\
|
||||||
\hline
|
\hline
|
||||||
Clock input\repeatfootnote{clock_buffer}\textsuperscript{,}\repeatfootnote{rf_transformer} & & & & & \\
|
Clock input & & & & & \\
|
||||||
\hspace{3mm} Peak-to-peak voltage & 0.40 & & 2.40 & V\textsubscript{p-p} & \\
|
\hspace{3mm} Peak-to-peak voltage & 0.40 & & 2.40 & V\textsubscript{p-p} & \\
|
||||||
\hspace{3mm} Frequency & 10 & & 4000 & MHz & \\
|
\hspace{3mm} Frequency & 10 & & 4000 & MHz & \\
|
||||||
\hline
|
\hline
|
||||||
Clock output
|
Clock output & & & & & \\
|
||||||
& & 0.8 & & V\textsubscript{p-p} & \multirow{3}{*}{50\textOmega~load, 100 MHz} \\
|
\hspace{3mm} Peak-to-peak voltage & & 0.8 & & V\textsubscript{p-p} & \multirow{3}{*}{50\textOmega~load, 100 MHz} \\
|
||||||
& & 5 & & dBm & \\
|
\hspace{3mm} Power & & 5 & & dBm & \\
|
||||||
\thickhline
|
\thickhline
|
||||||
\end{tabularx}
|
\end{tabularx}
|
||||||
\end{threeparttable}
|
\end{threeparttable}
|
||||||
|
@ -260,35 +259,45 @@ The output is connected to an oscilloscope with 50\textOmega~termination.
|
||||||
|
|
||||||
\begin{figure}[H]
|
\begin{figure}[H]
|
||||||
\centering
|
\centering
|
||||||
\includegraphics[width=5in]{clocker_waveform.png}
|
\includegraphics[width=6in]{clocker_waveform.png}
|
||||||
\caption{Waveform of Clocker at 100 MHz\repeatfootnote{clocker6}}
|
\caption{Waveform of Clocker at 100 MHz\repeatfootnote{clocker6}}
|
||||||
\end{figure}
|
\end{figure}
|
||||||
|
|
||||||
\newpage
|
\newpage
|
||||||
|
|
||||||
|
\section{Phase-Noise Performance}
|
||||||
|
|
||||||
|
Performance measured against 100 MHz Wenzel Quartz, phase-locked to 10MHz Wenzel Blue Top oscillator\footnote{\label{clockerpn}\url{https://github.com/sinara-hw/Clocker/issues/4\#issuecomment-1310591042}}. Blue trace represents measurement against itself for reference.
|
||||||
|
|
||||||
|
\begin{figure}[H]
|
||||||
|
\centering
|
||||||
|
\includegraphics[width=6.5in]{clocker_phase_noise.png}
|
||||||
|
\caption{Absolute phase noise of Clocker measured @ 100 MHz (pink trace)\repeatfootnote{clockerpn}}
|
||||||
|
\end{figure}
|
||||||
|
|
||||||
\section{Selecting Clock Source}
|
\section{Selecting Clock Source}
|
||||||
Clock input can be supplied to the 7210 Clocker using either the internal MMCX connector or the external SMA connector on the front panel.
|
Clock input can be supplied to 7210 Clocker using either the internal MMCX connector or the external SMA connector on the front panel. The selection of clock input is configurable by an SPDT switch, located between the MMCX input connector (\texttt{INT CLK IN}) and the MMCX output connectors. See Figure 5.
|
||||||
The selection of clock input is configurable by a SPDT switch.
|
|
||||||
It is located between the MMCX input connector (\texttt{INT CLK IN}) and the MMCX output connectors.
|
|
||||||
\begin{multicols}{2}
|
\begin{multicols}{2}
|
||||||
Either INT or EXT can be selected.
|
|
||||||
|
Either \texttt{INT} or \texttt{EXT} can be selected.
|
||||||
\begin{itemize}
|
\begin{itemize}
|
||||||
\itemsep0em
|
\item Internal MMCX (\texttt{INT}) \\
|
||||||
\item Internal MMCX (INT) \\
|
Clock signal from the MMCX connector \texttt{INT CLK IN} is distributed to all outputs.
|
||||||
Clock signal from the MMCX connector \texttt{INT CLK IN} is distributed to all MMCX outputs.
|
\item External SMA (\texttt{EXT}) \\
|
||||||
\item External SMA (EXT) \\
|
Clock signal from the SMA connector \texttt{CLK IN} on the front panel is distributed to all outputs.
|
||||||
Clock signal from the SMA connector \texttt{CLK IN} on the front panel is distributed to all MMCX outputs.
|
|
||||||
\end{itemize}
|
\end{itemize}
|
||||||
\columnbreak
|
|
||||||
|
\vspace*{\fill}\columnbreak
|
||||||
|
|
||||||
\begin{center}
|
\begin{center}
|
||||||
\centering
|
\centering
|
||||||
\includegraphics[height=1.7in]{clocker_spdt_switch.jpg}
|
\includegraphics[height=1.5in]{clocker_spdt_switch.jpg}
|
||||||
\captionof{figure}{Position of the SPDT switch}
|
\captionof{figure}{Position of the SPDT switch}
|
||||||
\end{center}
|
\end{center}
|
||||||
\end{multicols}
|
\end{multicols}
|
||||||
|
|
||||||
\section{Ordering Information}
|
\section{Ordering Information}
|
||||||
To order, please visit \url{https://m-labs.hk} and select the 7210 Clocker in the ARTIQ Sinara crate configuration tool. The card may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.
|
To order, please visit \url{https://m-labs.hk} and select 7210 Clocker in the ARTIQ/Sinara crate configuration tool. Cards may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.
|
||||||
|
|
||||||
\section*{}
|
\section*{}
|
||||||
\vspace*{\fill}
|
\vspace*{\fill}
|
||||||
|
|
Before Width: | Height: | Size: 61 KiB After Width: | Height: | Size: 61 KiB |
After Width: | Height: | Size: 244 KiB |
Before Width: | Height: | Size: 81 KiB After Width: | Height: | Size: 62 KiB |
Before Width: | Height: | Size: 81 KiB After Width: | Height: | Size: 257 KiB |