forked from sinara-hw/datasheets
2118-2128: spellcheck, style
This commit is contained in:
parent
48a0774a46
commit
5acedc8f40
273
2118-2128.tex
273
2118-2128.tex
|
|
@ -1,5 +1,5 @@
|
||||||
\include{preamble.tex}
|
\input{preamble.tex}
|
||||||
\graphicspath{{images}}
|
\graphicspath{{images/2118-2128}{images}}
|
||||||
|
|
||||||
\title{2118 BNC-TTL / 2128 SMA-TTL}
|
\title{2118 BNC-TTL / 2128 SMA-TTL}
|
||||||
\author{M-Labs Limited}
|
\author{M-Labs Limited}
|
||||||
|
|
@ -13,31 +13,30 @@
|
||||||
\section{Features}
|
\section{Features}
|
||||||
|
|
||||||
\begin{itemize}
|
\begin{itemize}
|
||||||
\item{8 channels.}
|
\item{8 TTL channels}
|
||||||
\item{Input and output capable.}
|
\item{Input- and output-capable}
|
||||||
\item{Galvanically isolated.}
|
\item{Galvanically isolated}
|
||||||
\item{3ns minimum pulse width.}
|
\item{3ns minimum pulse width}
|
||||||
\item{BNC or SMA connectors.}
|
\item{BNC or SMA connectors}
|
||||||
\end{itemize}
|
\end{itemize}
|
||||||
|
|
||||||
\section{Applications}
|
\section{Applications}
|
||||||
|
|
||||||
\begin{itemize}
|
\begin{itemize}
|
||||||
\item{Photon counting.}
|
\item{Photon counting}
|
||||||
\item{External equipment trigger.}
|
\item{External equipment trigger}
|
||||||
\item{Optical shutter control.}
|
\item{Optical shutter control}
|
||||||
\end{itemize}
|
\end{itemize}
|
||||||
|
|
||||||
\section{General Description}
|
\section{General Description}
|
||||||
The 2118 BNC-TTL card is a 8hp EEM module, while the 2128 SMA-TTL card is a 4hp EEM module.
|
|
||||||
Both TTL cards add general-purpose digital I/O capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
|
|
||||||
|
|
||||||
Each card provides two banks of four digital channels each, with BNC (2118) or SMA (2128) connectors.
|
The 2118 BNC-TTL card is an 8hp EEM module; the 2128 SMA-TTL is a 4hp EEM module. Both TTL cards add general-purpose digital I/O capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
|
||||||
Each bank has individual ground isolation.
|
|
||||||
The direction (input or output) of each bank can be selected using DIP switches.
|
Each cards provides two banks of four digital channels for a total of eight digital channels, with corresponding connectors, respectively either BNC (2118) or SMA (2128). Each bank possesses individual ground isolation. The direction (input or output) of each bank can be selected using DIP switches, and applies to all four channels of the bank.
|
||||||
Each channel supports 50\textOmega~terminations individually controllable using DIP switches.
|
|
||||||
Outputs tolerate short circuits indefinitely.
|
Each channel supports 50\textOmega~terminations individually controllable using DIP switches. Outputs tolerate short circuits indefinitely.
|
||||||
The card support a minimum pulse width of 3ns.
|
|
||||||
|
Both cards are capable of a minimum pulse width of 3ns.
|
||||||
|
|
||||||
% Switch to next column
|
% Switch to next column
|
||||||
\vfill\break
|
\vfill\break
|
||||||
|
|
@ -89,8 +88,6 @@ The card support a minimum pulse width of 3ns.
|
||||||
\draw (0,0) circle(0.8);
|
\draw (0,0) circle(0.8);
|
||||||
\end{scope}
|
\end{scope}
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
\draw (1.6,-1.05) node[twoportshape,t={IO Bus Transceiver}, circuitikz/bipoles/twoport/width=2.5, scale=0.7, rotate=-90 ] (bus1) {};
|
\draw (1.6,-1.05) node[twoportshape,t={IO Bus Transceiver}, circuitikz/bipoles/twoport/width=2.5, scale=0.7, rotate=-90 ] (bus1) {};
|
||||||
|
|
||||||
\draw (3.05,-0) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso1) {};
|
\draw (3.05,-0) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso1) {};
|
||||||
|
|
@ -297,47 +294,41 @@ The card support a minimum pulse width of 3ns.
|
||||||
|
|
||||||
\begin{figure}[hbt!]
|
\begin{figure}[hbt!]
|
||||||
\centering
|
\centering
|
||||||
\subfloat[\centering BNC-TTL]{{
|
\includegraphics[height=1.8in]{photo2118-2128.jpg }
|
||||||
\includegraphics[height=1.8in]{2118-2128/DIO_BNC_FP.jpg}
|
\caption{BNC-TTL and SMA-TTL cards}%
|
||||||
\includegraphics[height=1.8in]{2118-2128/photo2118.jpg}
|
\includegraphics[angle=90, height=0.7in]{DIO_BNC_FP.jpg}
|
||||||
}}%
|
\includegraphics[angle=90, height=0.4in]{DIO_SMA_FP.jpg}
|
||||||
\subfloat[\centering SMA-TTL]{{
|
\caption{BNC-TTL and SMA-TTL front panels}%
|
||||||
\includegraphics[height=1.8in]{2118-2128/DIO_SMA_FP.jpg}
|
|
||||||
\includegraphics[height=1.8in]{2118-2128/photo2128.jpg}
|
|
||||||
}}%
|
|
||||||
\caption{BNC-TTL/SMA-TTL Card photos}%
|
|
||||||
\label{fig:example}%
|
\label{fig:example}%
|
||||||
\end{figure}
|
\end{figure}
|
||||||
|
|
||||||
% For wide tables, a single column layout is better. It can be switched
|
|
||||||
% page-by-page.
|
|
||||||
\onecolumn
|
\onecolumn
|
||||||
|
|
||||||
|
\sourcesectiond{2118 BNC-TTL}{2128 SMA-TTL}{https://github.com/sinara-hw/DIO_BNC}{https://github.com/sinara-hw/DIO_SMA}
|
||||||
|
|
||||||
\section{Electrical Specifications}
|
\section{Electrical Specifications}
|
||||||
All specifications are in $0\degree C \leq T_A \leq 70\degree C$ unless otherwise noted.
|
All specifications are in $0\degree C \leq T_A \leq 70\degree C$ unless otherwise noted.
|
||||||
Specifications are based on the bus transceivers IC (SN74BCT25245DW\footnote{\label{transceiver}https://www.ti.com/lit/ds/symlink/sn74bct25245.pdf})
|
Specifications were derived based on the datasheets of the bus transceiver IC (SN74BCT25245DW\footnote{\label{transceiver}\url{https://www.ti.com/lit/ds/symlink/sn74bct25245.pdf}}) and the isolator IC (SI8651BB-B-IS1\footnote{\label{isolator}\url{https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/data-sheets/si865x-datasheet.pdf}}). The typical value of minimum pulse width is based on test results\footnote{\label{sinara187}\url{https://github.com/sinara-hw/sinara/issues/187}}.
|
||||||
and the isolator IC (SI8651BB-B-IS1\footnote{\label{isolator}https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/data-sheets/si865x-datasheet.pdf}).
|
|
||||||
The typical value of minimum pulse width is based on test results\footnote{\label{sinara187}https://github.com/sinara-hw/sinara/issues/187}.
|
|
||||||
|
|
||||||
\begin{table}[h]
|
\begin{table}[h]
|
||||||
\begin{threeparttable}
|
\begin{threeparttable}
|
||||||
\caption{Recommended Operating Conditions}
|
\caption{Recommended Operating Conditions}
|
||||||
\begin{tabularx}{\textwidth}{l | c | c c c | c | X}
|
\begin{tabularx}{\textwidth}{l | c c c | c | X}
|
||||||
\thickhline
|
\thickhline
|
||||||
\textbf{Parameter} & \textbf{Symbol} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
|
\textbf{Parameter} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
|
||||||
\textbf{Unit} & \textbf{Conditions} \\
|
\textbf{Unit} & \textbf{Conditions} \\
|
||||||
\hline
|
\hline
|
||||||
High-level input voltage\repeatfootnote{transceiver} & $V_{IH}$ & 2 & & 5.5* & V & \\
|
High-level input voltage\repeatfootnote{transceiver} & 2 & & 5.5* & V & \\
|
||||||
\hline
|
\hline
|
||||||
Low-level input voltage\repeatfootnote{transceiver} & $V_{IL}$ & -0.5 & & 0.8 & V & \\
|
Low-level input voltage\repeatfootnote{transceiver} & -0.5 & & 0.8 & V & \\
|
||||||
\hline
|
\hline
|
||||||
Input clamp current\repeatfootnote{transceiver} & $I_{OH}$ & & & -18 & mA & termination disabled \\
|
Input clamp current\repeatfootnote{transceiver} & & & -18 & mA & termination disabled \\
|
||||||
\hline
|
\hline
|
||||||
High-level output current\repeatfootnote{transceiver} & $I_{OH}$ & & & -160 & mA & \\
|
High-level output current\repeatfootnote{transceiver} & & & -160 & mA & \\
|
||||||
\hline
|
\hline
|
||||||
Low-level output current\repeatfootnote{transceiver} & $I_{OL}$ & & & 376 & mA & \\
|
Low-level output current\repeatfootnote{transceiver} & & & 376 & mA & \\
|
||||||
\thickhline
|
\thickhline
|
||||||
\multicolumn{7}{l}{*With the 50\textOmega~termination enabled, the input voltage should not exceed 5V.}
|
\multicolumn{6}{l}{*With the 50\textOmega~termination enabled, the input voltage should not exceed 5V.}
|
||||||
\end{tabularx}
|
\end{tabularx}
|
||||||
\end{threeparttable}
|
\end{threeparttable}
|
||||||
\end{table}
|
\end{table}
|
||||||
|
|
@ -345,185 +336,70 @@ The typical value of minimum pulse width is based on test results\footnote{\labe
|
||||||
\begin{table}[h]
|
\begin{table}[h]
|
||||||
\begin{threeparttable}
|
\begin{threeparttable}
|
||||||
\caption{Electrical Characteristics}
|
\caption{Electrical Characteristics}
|
||||||
\begin{tabularx}{\textwidth}{l | c | c c c | c | X}
|
\begin{tabularx}{\textwidth}{l | c c c | c | X}
|
||||||
\thickhline
|
\thickhline
|
||||||
\textbf{Parameter} & \textbf{Symbol} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
|
\textbf{Parameter} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
|
||||||
\textbf{Unit} & \textbf{Conditions} \\
|
\textbf{Unit} & \textbf{Conditions} \\
|
||||||
\hline
|
\hline
|
||||||
High-level output voltage\repeatfootnote{transceiver} & $V_{OH}$ & 2 & & & V & $I_{OH}$=-160mA \\
|
High-level output voltage\repeatfootnote{transceiver} & 2 & & & V & $I_{OH}$=-160mA \\
|
||||||
& & 2.7 & & & V & $I_{OH}$=-6mA \\
|
& 2.7 & & & V & $I_{OH}$=-6mA \\
|
||||||
\hline
|
\hline
|
||||||
Low-level output voltage\repeatfootnote{transceiver} & $V_{OL}$ & & 0.42 & 0.55 & V & $I_{OL}$=188mA \\
|
Low-level output voltage\repeatfootnote{transceiver} & & 0.42 & 0.55 & V & $I_{OL}$=188mA \\
|
||||||
& & & & 0.7 & V & $I_{OL}$=376mA \\
|
& & & 0.7 & V & $I_{OL}$=376mA \\
|
||||||
\hline
|
\hline
|
||||||
Minimum pulse width\repeatfootnote{isolator}\textsuperscript{,}\repeatfootnote{sinara187} & & & 3 & 5 & ns & \\
|
Minimum pulse width\repeatfootnote{isolator}\textsuperscript{,}\repeatfootnote{sinara187} & & 3 & 5 & ns & \\
|
||||||
\hline
|
\hline
|
||||||
Pulse width distortion\repeatfootnote{isolator} & $PWD$ & & 0.2 & 4.5 & ns & \\
|
Pulse width distortion\repeatfootnote{isolator} & & 0.2 & 4.5 & ns & \\
|
||||||
\hline
|
\hline
|
||||||
Peak jitter\repeatfootnote{isolator} & $T_{JIT(PK)}$ & & 350 & & ps & \\
|
Peak jitter\repeatfootnote{isolator} & & 350 & & ps & \\
|
||||||
\hline
|
\hline
|
||||||
Data rate\repeatfootnote{isolator} & & 0 & & 150 & Mbps & \\
|
Data rate\repeatfootnote{isolator} & 0 & & 150 & Mbps & \\
|
||||||
\thickhline
|
\thickhline
|
||||||
\end{tabularx}
|
\end{tabularx}
|
||||||
\end{threeparttable}
|
\end{threeparttable}
|
||||||
\end{table}
|
\end{table}
|
||||||
|
|
||||||
\newpage
|
Minimum pulse width was measured by generating pulses of progressively longer duration through a DDS generator and using them as input for a BNC-TTL card. The input BNC-TTL card was connected to another BNC-TTL card as output. The output signal is measured and shown in Figure \ref{fig:pulsewidth}.
|
||||||
|
|
||||||
Minimum pulse width was measured\repeatfootnote{sinara187}.
|
\begin{figure}[ht]
|
||||||
Pulses were generated from a DDS generator as an input of a BNC-TTL card.
|
|
||||||
The input BNC-TTL card is connected to another BNC-TTL card as an output.
|
|
||||||
The output signal is measured and shown.
|
|
||||||
|
|
||||||
\begin{figure}[h]
|
|
||||||
\centering
|
\centering
|
||||||
\includegraphics[height=3in]{2118-2128/bnc_ttl_min_pulse_width.png}
|
\includegraphics[height=3in]{bnc_ttl_min_pulse_width.png}
|
||||||
\caption{Minimum pulse width required for BNC-TTL card}
|
\caption{Minimum pulse width required for BNC-TTL card}
|
||||||
|
\label{fig:pulsewidth}
|
||||||
\end{figure}
|
\end{figure}
|
||||||
|
|
||||||
The red trace refers to the input pulses from the DDS generator, while the blue trace is the measured signal from the output BNC-TTL card.
|
|
||||||
Note that the first input (red) pulse could not propagate through the signal chain.
|
|
||||||
The first output (blue) pulse is the result of the second input (red, 3ns width) pulse.
|
|
||||||
|
|
||||||
\newpage
|
\newpage
|
||||||
|
|
||||||
\section{Front Panel Drawings}
|
The red trace shows the DDS generator input pulses. The blue trace shows the measured signal from the output BNC-TTL. Note that the first red pulse failed to reach the 2.1V threshold required by TTL and was not propagated. The first blue (output) pulse is the result of the second red (input) pulse, of 3ns width, which propagated correctly.
|
||||||
|
|
||||||
\begin{multicols}{2}
|
|
||||||
\begin{center}
|
|
||||||
\centering
|
|
||||||
\includegraphics[height=2.8in]{2118-2128/bnc_ttl_drawings.pdf}
|
|
||||||
\captionof{figure}{2118 BNC-TTL front panel drawings}
|
|
||||||
\end{center}
|
|
||||||
|
|
||||||
\columnbreak
|
|
||||||
|
|
||||||
\begin{center}
|
|
||||||
\centering
|
|
||||||
\includegraphics[height=2.8in]{2118-2128/bnc_ttl_assembly.pdf}
|
|
||||||
\captionof{figure}{2118 BNC-TTL front panel assembly}
|
|
||||||
\end{center}
|
|
||||||
\end{multicols}
|
|
||||||
|
|
||||||
\begin{multicols}{2}
|
|
||||||
\begin{center}
|
|
||||||
\captionof{table}{Bill of Material (2118 Standalone)}
|
|
||||||
\tiny
|
|
||||||
\begin{tabular}{|c|c|c|c|}
|
|
||||||
\hline
|
|
||||||
Index & Part No. & Qty & Description \\ \hline
|
|
||||||
1 & 90560220 & 1 & FP-FRONT PANEL, EXTRUDED, TYPE 2, STATIC, 3Ux8HP \\ \hline
|
|
||||||
2 & 3218843 & 2 & FP-ALIGNMENT PIN (LOCALIZATION) \\ \hline
|
|
||||||
3 & 3020716 & 0.04 & SLEEVE GREY PLAS.M2.5 (100PCS) \\ \hline
|
|
||||||
\end{tabular}
|
|
||||||
\end{center}
|
|
||||||
|
|
||||||
\columnbreak
|
|
||||||
|
|
||||||
\begin{center}
|
|
||||||
\captionof{table}{Bill of Material (2118 Standalone)}
|
|
||||||
\tiny
|
|
||||||
\begin{tabular}{|c|c|c|c|}
|
|
||||||
\hline
|
|
||||||
Index & Part No. & Qty & Description \\ \hline
|
|
||||||
1 & 90457987 & 4 & CSCR M2.5*12.3 PAN PHL SS \\ \hline
|
|
||||||
2 & 3040138 & 2 & PB HOLDER DIE-CAST \\ \hline
|
|
||||||
3 & 3001012 & 2 & SCR M2.5*6 PAN PHL NI DIN7985 \\ \hline
|
|
||||||
4 & 3010110 & 0.02 & WASHER PLN.M2.7 DIN125 (100X) \\ \hline
|
|
||||||
5 & 3201099 & 0.01 & SCR M2.5*8 OVL PHL ST NI 100EA \\ \hline
|
|
||||||
6 & 3040005 & 1 & HANDLE 8HP GREY PLASTIC \\ \hline
|
|
||||||
7 & 3207076 & 0.01 & SCR M2.5*16 PAN 100 21101-222 \\ \hline
|
|
||||||
8 & 3207075 & 0.01 & SCR M2.5*12 PAN 100 21101-221 \\ \hline
|
|
||||||
9 & 3010124 & 0.1 & EMC GASKET FABRIC 3U (10PCS) \\ \hline
|
|
||||||
10 & 3201130 & 0.01 & NUT M2.5 HEX ST NI KIT(100PCS) \\ \hline
|
|
||||||
11 & 90560220 & 1 & FP-LYKJ 3U8HP PANEL \\ \hline
|
|
||||||
\end{tabular}
|
|
||||||
\end{center}
|
|
||||||
\end{multicols}
|
|
||||||
|
|
||||||
\begin{multicols}{2}
|
|
||||||
\begin{center}
|
|
||||||
\centering
|
|
||||||
\includegraphics[height=3in]{2118-2128/sma_ttl_drawings.pdf}
|
|
||||||
\captionof{figure}{2128 SMA-TTL front panel drawings}
|
|
||||||
\end{center}
|
|
||||||
|
|
||||||
\columnbreak
|
|
||||||
|
|
||||||
\begin{center}
|
|
||||||
\centering
|
|
||||||
\includegraphics[height=3in]{2118-2128/sma_ttl_assembly.pdf}
|
|
||||||
\captionof{figure}{2128 SMA-TTL front panel assembly}
|
|
||||||
\end{center}
|
|
||||||
\end{multicols}
|
|
||||||
|
|
||||||
\begin{multicols}{2}
|
|
||||||
\begin{center}
|
|
||||||
\captionof{table}{Bill of Material (2128 Standalone)}
|
|
||||||
\tiny
|
|
||||||
\begin{tabular}{|c|c|c|c|}
|
|
||||||
\hline
|
|
||||||
Index & Part No. & Qty & Description \\ \hline
|
|
||||||
1 & 90531967 & 1 & FRONT PANEL 3U 4HP PIU TYPE2 \\ \hline
|
|
||||||
2 & 3020716 & 0.02 & SLEEVE GREY PLAS.M2.5 (100PCS) \\ \hline
|
|
||||||
3 & 3218843 & 2 & FP-ALIGNMENT PIN (LOCALIZATION) \\ \hline
|
|
||||||
\end{tabular}
|
|
||||||
\end{center}
|
|
||||||
|
|
||||||
\columnbreak
|
|
||||||
|
|
||||||
\begin{center}
|
|
||||||
\captionof{table}{Bill of Material (2128 Assembled)}
|
|
||||||
\tiny
|
|
||||||
\begin{tabular}{|c|c|c|c|}
|
|
||||||
\hline
|
|
||||||
Index & Part No. & Qty & Description \\ \hline
|
|
||||||
1 & 90531967 & 1 & FP-LYKJ 3U4HP PANEL \\ \hline
|
|
||||||
2 & 3001012 & 2 & SCR M2.5*6 PAN PHL NI DIN7985 \\ \hline
|
|
||||||
3 & 3010110 & 0.02 & WASHER PLN.M2.7 DIN125 (100X) \\ \hline
|
|
||||||
4 & 3010124 & 0.1 & EMC GASKET FABRIC 3U (10PCS) \\ \hline
|
|
||||||
5 & 3001012 & 1 & HANDLE 4HP GREY PLASTIC \\ \hline
|
|
||||||
6 & 3040138 & 2 & PB HOLDER DIE-CAST \\ \hline
|
|
||||||
7 & 3207075 & 0.01 & SCR M2.5*12 PAN 100 21101-221 \\ \hline
|
|
||||||
8 & 3033098 & 0.02 & SCREW COLLAR M2.5X12.3 (100X) \\ \hline
|
|
||||||
9 & 3201099 & 0.01 & SCR M2.5*8 OVL PHL ST NI 100EA \\ \hline
|
|
||||||
\end{tabular}
|
|
||||||
\end{center}
|
|
||||||
\end{multicols}
|
|
||||||
|
|
||||||
\section{Configuring IO Direction \& Termination}
|
\section{Configuring IO Direction \& Termination}
|
||||||
The termination and IO direction can be configured by switches.
|
|
||||||
The per-channel termination and per-bank IO direction switches are found at the middle-left and middle-right of both cards respectively.
|
|
||||||
|
|
||||||
Termination switches selects the termination of each channel, between high impedence (OFF) and 50\textOmega~(ON).
|
IO direction and termination must be configured by setting physical switches on the board. The termination switches are found on the middle-left and the IO direction switches on the middle-right of both cards. Termination switches select between high impedance (\texttt{OFF}) and 50\textOmega~(\texttt{ON}). Note that termination switches are by-channel but IO direction switches are by-bank.
|
||||||
|
|
||||||
IO direction switches partly decides the IO direction of each bank.
|
|
||||||
\begin{itemize}
|
\begin{itemize}
|
||||||
\itemsep0em
|
\itemsep0em
|
||||||
\item Closed switch (ON) \\
|
\item IO direction switch closed (\texttt{ON}) \\
|
||||||
Fix the corresponding bank to output. The direction cannot be changed by I\textsuperscript{2}C.
|
Fixes the corresponding bank to output. The IO direction cannot be changed by I\textsuperscript{2}C.
|
||||||
\item Opened switch (OFF) \\
|
\item IO direction switch open (OFF) \\
|
||||||
Switch to input mode. The direction is input by default. Configurable by I\textsuperscript{2}C.
|
The corresponding bank is set to input by default. IO direction \textit{can} be changed by I\textsuperscript{2}C.
|
||||||
\end{itemize}
|
\end{itemize}
|
||||||
|
|
||||||
\begin{figure}[hbt!]
|
\begin{figure}[hbt!]
|
||||||
\centering
|
\centering
|
||||||
\subfloat[\centering BNC-TTL]{{
|
\subfloat[\centering BNC-TTL]{{
|
||||||
\includegraphics[height=1.5in]{2118-2128/bnc_ttl_switches.jpg}
|
\includegraphics[height=1.5in]{bnc_ttl_switches.jpg}
|
||||||
}}%
|
}}%
|
||||||
\subfloat[\centering SMA-TTL]{{
|
\subfloat[\centering SMA-TTL]{{
|
||||||
\includegraphics[height=1.5in]{2118-2128/sma_ttl_switches.jpg}
|
\includegraphics[height=1.5in]{sma_ttl_switches.jpg}
|
||||||
}}%
|
}}%
|
||||||
\caption{Position of switches}%
|
\caption{Position of switches}%
|
||||||
\end{figure}
|
\end{figure}
|
||||||
|
|
||||||
\newpage
|
\newpage
|
||||||
\section{Example ARTIQ code}
|
\section{Example ARTIQ code}
|
||||||
The sections below demonstrate simple usage scenarios of the 2118 BNC-TTL/2128 SMA-TTL card with the ARTIQ control system.
|
\codesection{2118 BNC-TTL/2128 SMA-TTL cards}
|
||||||
They do not exhaustively demonstrate all the features of the ARTIQ system.
|
|
||||||
The full documentation for the ARTIQ software and gateware is available at \url{https://m-labs.hk}.
|
|
||||||
|
|
||||||
Timing accuracy in the examples below is well under 1 nanosecond thanks to the ARTIQ RTIO system.
|
Timing accuracy in these examples is well under 1 nanosecond thanks to ARTIQ RTIO infrastructure.
|
||||||
|
|
||||||
\subsection{One pulse per second}
|
\subsection{One pulse per second}
|
||||||
The channel should be configured as output in both the gateware and hardware.
|
The channel should be configured as output in both the gateware and hardware.
|
||||||
|
|
@ -535,15 +411,13 @@ This example demonstrates some basic algorithmic features of the ARTIQ-Python la
|
||||||
|
|
||||||
\newpage
|
\newpage
|
||||||
\subsection{Sub-coarse-RTIO-cycle pulse}
|
\subsection{Sub-coarse-RTIO-cycle pulse}
|
||||||
With the use of the ARTIQ RTIO, only 1 event can be enqueued per coarse RTIO cycle, which is typically 8ns.
|
With the use of ARTIQ RTIO, only one event can be enqueued per \textit{coarse RTIO cycle}, which typically corresponds to 8ns. To emit pulses of less than 8ns, careful timing is needed to ensure that the \texttt{ttl.on()} \& \texttt{ttl.off()} event are submitted during different coarse RTIO cycles.
|
||||||
Therefore, to emit a pulse that is less than 8ns, additional delay is needed such that the \texttt{ttl.on()} \& \texttt{ttl.off()} event are submitted at different coarse RTIO cycles.
|
|
||||||
The TTL pulse must satisfy the minimum pulse width stated in the electircal specifications.
|
|
||||||
|
|
||||||
\inputcolorboxminted{firstline=60,lastline=64}{examples/ttl.py}
|
\inputcolorboxminted{firstline=60,lastline=64}{examples/ttl.py}
|
||||||
|
|
||||||
\subsection{Edge counting in a 1ms window}
|
\subsection{Edge counting in a 1ms window}
|
||||||
The \texttt{TTLInOut} class implements \texttt{gate\char`_rising()}, \texttt{gate\char`_falling()} \& \texttt{gate\char`_both()} for rising edge, falling edge, both rising edge \& falling edge detection respectively.
|
The \texttt{TTLInOut} class implements \texttt{gate\char`_rising()}, \texttt{gate\char`_falling()} \& \texttt{gate\char`_both()} for rising edge, falling edge, both rising edge \& falling edge detection respectively.
|
||||||
The channel should be configured as input in both the gateware and hardware. Invoke one of the 3 methods to start edge detection.
|
The channel should be configured as input in both gateware and hardware. Invoke one of the 3 methods to start edge detection.
|
||||||
\inputcolorboxminted{firstline=14,lastline=15}{examples/ttl_in.py}
|
\inputcolorboxminted{firstline=14,lastline=15}{examples/ttl_in.py}
|
||||||
Input signal can generated from another TTL channel or from other sources. Manipulate the timeline cursor to generate TTL pulses using the same kernel.
|
Input signal can generated from another TTL channel or from other sources. Manipulate the timeline cursor to generate TTL pulses using the same kernel.
|
||||||
\inputcolorboxminted{firstline=10,lastline=22}{examples/ttl_in.py}
|
\inputcolorboxminted{firstline=10,lastline=22}{examples/ttl_in.py}
|
||||||
|
|
@ -551,41 +425,34 @@ The detected edges are registered to the RTIO input FIFO. By default, the FIFO c
|
||||||
Once the threshold is exceeded, an \texttt{RTIOOverflow} exception will be triggered when the input events are read by the kernel CPU.
|
Once the threshold is exceeded, an \texttt{RTIOOverflow} exception will be triggered when the input events are read by the kernel CPU.
|
||||||
Finally, invoke \texttt{count()} to retrieve the edge count from the input gate.
|
Finally, invoke \texttt{count()} to retrieve the edge count from the input gate.
|
||||||
|
|
||||||
The RTIO system can report at most 1 edge detection event for every coarse RTIO cycle.
|
The RTIO system can report at most one edge detection event for every coarse RTIO cycle. In principle, to guarantee all rising edges are counted (with \texttt{gate\char`_rising()} invoked), the theoretical minimum separation between rising edges is one coarse RTIO cycle (typically 8 ns). However, both the electrical specifications and the possibility of triggering \texttt{RTIOOverflow} exceptions should also be considered.
|
||||||
For example, to guarantee all rising edges are counted (with \texttt{gate\char`_rising()} invoked), the theoretical minimum separation between rising edges is 1 coarse RTIO cycle (typically 8 ns) with consideration of the RTIO specification alone.
|
|
||||||
However, both the electircal specifications and the possibility of triggering \texttt{RTIOOverflow} should be considered.
|
|
||||||
|
|
||||||
\newpage
|
\newpage
|
||||||
\subsection{Edge counting using \texttt{EdgeCounter}}
|
\subsection{Edge counting using \texttt{EdgeCounter}}
|
||||||
This example code uses the gateware counter to substitute the software counter, which has a maximum count rate of approximately 1 million events per second.
|
This example code uses a gateware counter to substitute the software counter, which has a maximum count rate of approximately 1 million events per second. If a gateware counter is enabled on the TTL channel, it can typically count up to 125 million events per second:
|
||||||
If the gateware counter is enabled on the TTL channel, it can typically count up to 125 million events per second:
|
|
||||||
\inputcolorboxminted{firstline=31,lastline=36}{examples/ttl_in.py}
|
\inputcolorboxminted{firstline=31,lastline=36}{examples/ttl_in.py}
|
||||||
Edges are detected by comparing the current input state and that of the previous coarse RTIO cycle.
|
Edges are detected by comparing the current input state and that of the previous coarse RTIO cycle. Therefore, the theoretical minimum separation between 2 opposite edges is 1 coarse RTIO cycle (typically 8 ns).
|
||||||
Therefore, the theoretical minimum separation between 2 opposite edges is 1 coarse RTIO cycle (typically 8 ns).
|
|
||||||
|
|
||||||
\subsection{Responding to an external trigger}
|
\subsection{Responding to an external trigger}
|
||||||
One channel needs to be configured as input, and the other as output.
|
One channel needs to be configured as input, and the other as output.
|
||||||
\inputcolorboxminted{firstline=45,lastline=51}{examples/ttl_in.py}
|
\inputcolorboxminted{firstline=45,lastline=51}{examples/ttl_in.py}
|
||||||
|
|
||||||
\subsection{62.5 MHz clock signal generation}
|
\subsection{62.5 MHz clock signal generation}
|
||||||
A TTL channel can be configured as a \texttt{ClockGen} channel, which generates a periodic clock signal.
|
A TTL channel can be configured as a \texttt{ClockGen} channel, which generates a periodic clock signal. Each channel has a phase accumulator operating on the RTIO clock, where it is incremented by the frequency tuning word at each coarse RTIO cycle. Therefore, jitter should be expected when the desired frequency cannot be obtained by dividing the coarse RTIO clock frequency with a power of 2.
|
||||||
Each channel has a phase accumulator operating on the RTIO clock, where it is incremented by the frequency tuning word at each coarse RTIO cycle.
|
|
||||||
Therefore, jitter should be expected when the desired frequency cannot be obtained by dividing the coarse RTIO clock frequency with a power of 2. \\
|
|
||||||
|
|
||||||
Typically, with the coarse RTIO clock at 125 MHz, a \texttt{ClockGen} channel can generate up to 62.5 MHz.
|
Typically, with the coarse RTIO clock at 125 MHz, a \texttt{ClockGen} channel can generate up to 62.5 MHz.
|
||||||
|
|
||||||
\inputcolorboxminted{firstline=72,lastline=75}{examples/ttl.py}
|
\inputcolorboxminted{firstline=72,lastline=75}{examples/ttl.py}
|
||||||
|
|
||||||
\newpage
|
\newpage
|
||||||
\subsection{Minimum Sustained Event Separation}
|
\subsection{Minimum sustained event separation}
|
||||||
The minimum sustained event separation is the least amount of time separation between input gated events, in which all gated edges can be continuously \& reliabily timestamped by the RTIO system without causing \texttt{RTIOOverflow} exceptions.
|
The minimum sustained event separation is the least time separation between input gated events for which all gated edges can be continuously \& reliabily timestamped by the RTIO system without causing \texttt{RTIOOverflow} exceptions. The following \texttt{run()} function finds the separation by approximating the time of running \texttt{timestamp\char`_mu()} as a constant. Import the \texttt{time} library to use \texttt{time.sleep()}.
|
||||||
The following \texttt{run()} function finds the separation by approximating the time of running \texttt{timestamp\char`_mu()} as a constant. Import the \texttt{time} library to use \texttt{time.sleep()}.
|
|
||||||
|
|
||||||
\inputcolorboxminted{firstline=63,lastline=98}{examples/ttl_in.py}
|
\inputcolorboxminted{firstline=63,lastline=98}{examples/ttl_in.py}
|
||||||
|
|
||||||
\begin{center}
|
\begin{center}
|
||||||
\begin{table}[H]
|
\begin{table}[H]
|
||||||
\captionof{table}{Minimum sustained event separation of different carrier}
|
\captionof{table}{Minimum sustained event separation of different carriers}
|
||||||
\centering
|
\centering
|
||||||
\begin{tabular}{|c|c|c|}
|
\begin{tabular}{|c|c|c|}
|
||||||
\hline
|
\hline
|
||||||
|
|
@ -595,12 +462,8 @@ The following \texttt{run()} function finds the separation by approximating the
|
||||||
\end{table}
|
\end{table}
|
||||||
\end{center}
|
\end{center}
|
||||||
|
|
||||||
\section{Ordering Information}
|
\ordersection{2118 BNC-TTL/2128 SMA-TTL}
|
||||||
To order, please visit \url{https://m-labs.hk} and select the 2118 BNC-TTL/2128 SMA-TTL in the ARTIQ Sinara crate configuration tool. The card may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.
|
|
||||||
|
|
||||||
\section*{}
|
\finalfootnote
|
||||||
\vspace*{\fill}
|
|
||||||
|
|
||||||
\input{footnote.tex}
|
|
||||||
|
|
||||||
\end{document}
|
\end{document}
|
||||||
|
|
|
||||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
|
Before Width: | Height: | Size: 80 KiB After Width: | Height: | Size: 208 KiB |
Binary file not shown.
|
After Width: | Height: | Size: 360 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 81 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 82 KiB |
Binary file not shown.
Binary file not shown.
Binary file not shown.
|
Before Width: | Height: | Size: 82 KiB After Width: | Height: | Size: 226 KiB |
Loading…
Reference in New Issue