forked from M-Labs/artiq-zynq
satman: wait longer for PLL lock (#246)
This commit is contained in:
parent
583b629b40
commit
dc08c382a2
|
@ -633,7 +633,7 @@ pub extern "C" fn main_core0() -> i32 {
|
||||||
unsafe {
|
unsafe {
|
||||||
csr::drtio_transceiver::stable_clkin_write(1);
|
csr::drtio_transceiver::stable_clkin_write(1);
|
||||||
}
|
}
|
||||||
timer.delay_us(20_000); // wait for CPLL/QPLL/MMCM lock
|
timer.delay_us(50_000); // wait for CPLL/QPLL/MMCM lock
|
||||||
let clk = unsafe { csr::sys_crg::current_clock_read() };
|
let clk = unsafe { csr::sys_crg::current_clock_read() };
|
||||||
if clk == 1 {
|
if clk == 1 {
|
||||||
info!("SYS CLK switched successfully");
|
info!("SYS CLK switched successfully");
|
||||||
|
|
Loading…
Reference in New Issue