szl: change CPU frequency of Kasli-SoC to 1 GHz #99

occheung · 2022-07-20T16:52:32+08:00

occheung commented

2022-07-20 16:52:32 +08:00

Test

Built both gateware & firmware of a small system, loaded in a Kasli-SoC.
artiq_sinara_tester blinked the LED.

The following test code was inserted into the main_core0() function in artiq-zynq runtime after "NAR3/Zynq7000 starting..." was logged.

    let clk_frequency = Clocks::get().cpu_6x4x();
    info!("cpu_6x4x: {}", clk_frequency);

Clocks was imported from libboard_zynq::clocks::Clocks in prior.
It produced this trace in serial logging.

[     0.000067s]  INFO(runtime): NAR3/Zynq7000 starting...
[     0.005235s]  INFO(runtime): cpu_6x4x: 999999990

It was 799999992 before this patch.

## Test Built both gateware & firmware of a small system, loaded in a Kasli-SoC. `artiq_sinara_tester` blinked the LED. The following test code was inserted into the `main_core0()` function in artiq-zynq runtime after "NAR3/Zynq7000 starting..." was logged. ```rust let clk_frequency = Clocks::get().cpu_6x4x(); info!("cpu_6x4x: {}", clk_frequency); ``` `Clocks` was imported from `libboard_zynq::clocks::Clocks` in prior. It produced this trace in serial logging. ``` [ 0.000067s] INFO(runtime): NAR3/Zynq7000 starting... [ 0.005235s] INFO(runtime): cpu_6x4x: 999999990 ``` It was `799999992` before this patch.

occheung added 1 commit 2022-07-20 16:52:33 +08:00

szl: change CPU frequency of Kasli-SoC to 1 GHz 043a152b91

sb10q merged commit 043a152b91 into master

2022-07-20 16:55:17 +08:00

Sign in to join this conversation.

No reviewers

No Label

No Milestone

No Assignees

1 Participants

Notifications

Due Date

The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/zynq-rs#99