Browse Source

add Phaser

pull/49/head
Sebastien Bourdeauducq 5 months ago
parent
commit
ea4613e764
  1. 20
      content/experiment-control/sinara-core.md
  2. BIN
      static/images/origin/phaser.jpg
  3. BIN
      static/images/phaser@2x.png

20
content/experiment-control/sinara-core.md

@ -210,6 +210,26 @@ The Sinara 7210 is a low-noise clock distribution module that can be used to dis
{% end %}
{% layout_text_img(src="images/phaser@2x.png", popup="images/origin/phaser.jpg", alt="", shadow=false) %}
##### Sinara 4624 AWG "Phaser"
The 4624 AWG "Phaser" is a quad channel 1.25 GS/s RF generator card with dual IQ upconverter and dual 5 MS/s ADC and FPGA in EEM form factor.
- 2x 1.25 GS/s IQ upconverters.
- dual IQ mixer + 0.3 GHz to 4.8 GHz VCO + PLL.
- 31.5 dB range digital step attenuator (similar to Urukul).
- 2 channels of 5 MS/s ADC (similar to Sampler).
- Artix-7 FPGA.
- Internal MMCX clock from Kasli/Clocker and external SMA.
- Upconverter is optional.
- DDR3 SDRAM (currently not used by gateware).
- The gateware support is currently limited to the <a href="https://github.com/quartiq/Phaser_STFT_Pulsegen" target="_blank" rel="noopener noreferrer">STFT pulse generator</a>. Other applications are possible in theory (including arbitrary waveform buffer in SDRAM), please contact us.
<a href="https://github.com/sinara-hw/Phaser/wiki" target="_blank" rel="noopener noreferrer">More information</a>
{% end %}
{{ layout_separator_empty() }}

BIN
static/images/origin/phaser.jpg

After

Width: 1000  |  Height: 750  |  Size: 313 KiB

BIN
static/images/phaser@2x.png

After

Width: 631  |  Height: 468  |  Size: 156 KiB

Loading…
Cancel
Save