Migen

A Python toolbox for building complex digital hardware

Sébastien Bourdeauducq

2013



migen

User applications and designs



FHDL

- Python as a meta-language for HDL
  - Think of a `generate` statement on steroids
- Restricted to locally synchronous circuits (multiple clock domains are supported)
- Designs are split into:
  - synchronous statements $\Longleftrightarrow$ `always @(posedge clk)` (VHDL: `process(clk) begin if rising_edge(clk) then`)
  - combinatorial statements $\Longleftrightarrow$ `always @(*)` (VHDL: `process(all inputs) begin`)
- Statements expressed using nested Python objects
  - Various syntax tricks to make them look nicer *("internal domain-specific language")*

FHDL crash course

- Basic element is `Signal`.
  - Similar to Verilog `wire/reg` and VHDL `signal`.
- Signals can be combined to form expressions.
  - e.g. `(a & b) | c`
  - arithmetic also supported, with user-friendly sign extension rules (à la MyHDL)
- Signals have a `eq` method that returns an assignment to that signal.
  - e.g. `x.eq((a & b) | c)`
- User gives an execution trigger (combinatorial or synchronous to some clock) to assignments, and makes them part of a `Module`.
  - Control structures (`If`, `Case`) also supported.
- Modules can be converted for synthesis or simulated.

Conversion for synthesis

- FHDL is entirely convertible to synthesizable Verilog

```
>>> from migen.fhdl.std import *
>>> from migen.fhdl import verilog
>>> counter = Signal(16)
>>> o = Signal()
>>> m = Module()
>>> m.comb += o.eq(counter == 0)
>>> m.sync += counter.eq(counter + 1)
>>> print(verilog.convert(m, ios={o}))
```

```
module top(input sys_rst, input sys_clk, output o);

reg [15:0] counter;

assign o = (counter == 1'd0);

always @(posedge sys_clk) begin
        if (sys_rst) begin
                counter <= 1'd0;
        end else begin
                counter <= (counter + 1'd1);
        end
end

endmodule
```

Name mangling

- Problem: how to map the structured Python `Signal` namespace to the flat Verilog namespace?
- Keep the generated code readable (e.g. for debugging or reading timing reports)
- Migen uses Python bytecode analysis and introspection to generate (often) meaningful names

Name mangling in action

```
class Foo:
    def __init__(self):
        self.la = [Signal() for x in range(2)]
        self.lb = [Signal() for x in range(3)]
a = [Foo() for x in range(3)]
```

→ foo0_la0, foo0_la1, foo0_lb0, foo0_lb1, foo1_la0, ..., foo1_lb0, ..., foo2_lb2


a
15 signals
{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14}
('foo', 0)
5 signals
{0}
('foo', 1)
5 signals
{1}
('foo', 2)
5 signals
{2}
la
2 signals
{0, 1}
lb
3 signals
{0, 1, 2}
la
2 signals
{2, 3}
lb
3 signals
{3, 4, 5}
la
2 signals
{4, 5}
lb
3 signals
{8, 6, 7}

Simulation

- Modules can have a Python functions to execute at each clock cycle during simulations.
- Simulator provide read and write methods that manipulate FHDL `Signal` objects.
- Powerful Python features, e.g. generators:

```
def my_generator():
        for x in range(10):
                t = TWrite(x, 2*x)
                yield t
                print("Latency: " + str(t.latency))
                for delay in range(prng.randrange(0, 3)):
                        yield None # inactivity
master1 = wishbone.Initiator(my_generator())
master2 = lasmibus.Initiator(my_generator(), port)
```

Pytholite

- Some of those generators are even synthesizable :)
- Output: FSM + datapath
- Lot of room for improvement (mapping, scheduling, recognized subset)
- One application today: high-speed control of the analog RF chain of a radar

```
def generator():
        for i in range(10):
                yield TWrite(i, 0)
bus_if = wishbone.Interface()
pl = make_pytholite(generator,
        buses={"def": bus_if})
... verilog.convert(pl) ...
```

Bus support

- Wishbone[1]
- SRAM-like CSR
- DFI [2]
- LASMI



```
wishbonecon0 = wishbone.InterconnectShared(
        [cpu0.ibus, cpu0.dbus],
        [(lambda a: a[26:29] == 0, norflash0.bus),
         (lambda a: a[26:29] == 1, sram0.bus),
         (lambda a: a[26:29] == 3, minimac0.membus),
         (lambda a: a[27:29] == 2, wishbone2lasmi0.wb),
         (lambda a: a[27:29] == 3, wishbone2csr0.wb)])
```

[1] http://www.opencores.org
[2] http://www.ddr-phy.org

CSR banks and interrupt controllers

```
_rxtx = CSR(8)
_divisor = CSRStorage(16)
events = EventManager(_tx_event, _rx_event)
events.tx = EventSourceProcess()
events.rx = EventSourcePulse()
bank = csrgen.Bank([_rxtx, _divisor] + events.get_csrs(),
     address=address)
```

LASMI

LASMI (Lightweight Advanced System Memory Infrastructure) key ideas

- Speed is beautiful: optimize for performance
- Operate several FSMs (*bank machines*) concurrently to manage each bank
- Crossbar interconnect between masters and bank machines
- Pipelining: new requests can be issued without waiting for data. Peak IO bandwidth (minus refresh) is attainable.
- In a frequency-ratio system, issue multiple DRAM commands from different bank FSMs in a single cycle

LASMIcon (milkymist-ng)

Memory controller operates several *bank machines* in parallel

- Each bank machine uses the page mode algorithm
- Tracks open row, detects page hits
- Ensures per-bank timing specifications are met (tRP, tRCD, tWR)
- Generates DRAM-level requests (PRECHARGE, ACTIVATE, READ, WRITE)

LASMIcon (milkymist-ng)

Command steering stage picks final requests

- In a frequency-ratio system, may issue multiple commands from several bank machines in a single cycle
  - PHY uses SERDES to handle I/O
  - FPGAs are horribly and painfully SLOW, so we need such tricks even for DDR333 (2002!!!)
- Groups writes and reads to reduce turnaround times (reordering)
  - commands stay executed in-order for each bank machine: no reorder buffer needed on the master side
- Ensures no read-to-write conflict occurs on the shared bidirectional data bus
- Ensures write-to-read (tWTR) specification is met

Migen support

- Migen provides generic components only
- e.g. memory controller and PHY are not included
  - part of milkymist-ng[3]
  - supports (hardware tested) SDR, DDR, LPDDR, DDR2 and DDR3 (partial) on Spartan-6
- Provides containers, bus simulation components, crossbar interconnect

[3] https://github.com/milkymist/milkymist-ng

Dataflow programming

- Representation of algorithms as a graph (network) of functional units
- Similar to Simulink or LabVIEW
- Parallelizable and relatively intuitive
- Migen provides infrastructure for actors (functional units) written in FHDL
- Migen provides an actor library for DMA (Wishbone and LASMI), simulation, etc.

DF example: Fourier transform



Graph by C. Burrus “FFT Flowgraphs”

`http://cnx.org/content/m16352/latest/`

Migen is open source!

- BSD license
  - Compatible with proprietary designs.
  - Contributing what you can is *encouraged*.
- http://milkymist.org/3/migen.html
- http://github.com/milkymist/migen
- mailing list: http://lists.milkymist.org
- IRC: Freenode #milkymist