
Real-time experiment control for quantum physics


Robert Jördens

lon Storage Group, Time and Frequency, NIST, Boulder, CO
 rjordens@nist.gov







Quantum gate sequences







Physicists are not programmers:



LabVIEW: a "visual programming language" (a.k.a. "high viscosity language")

Physicists are not programmers:

Init Analog_Trigger MOT Bin_Laden Dispenser_gehtaus Komprimieren	Group Name Time Absolute [s] SPCM Trioger	BEC Verschieben previous+0.3	Stehwelle Stehwele_on	Stehwelle	Stehwelle	Stehwelle	Stehwelle	
Analog_Trigger MOT Bin_Laden Dispenser_geht_aus Komprimieren	Time Absolute [s]		Stehwele_on					
MOT Bin_Laden Dispenser_geht_aus Komprimieren	Absolute [s]			Stehwelle_haken	Anfahren	Abbremsen	Stop	
 Dispenser_geht_aus Komprimieren 			Stehwelle	Stehwelle_on+T_Laden				
Komprimieren 👱	SPCM Tricone							
	Si Ci Ci inggel		•					
	SPCM_Shutter							
	Phasenlock_780	0 MHz	0 MHz	0 MHz	0 MHz	0 MHz	0 MHz	
	Phasenlock_hold							
Variables	Leistung_Raman_I	0.0	III 0.01 +(Leistung_unten)	III Leistung_unten	Leistung_unten	Leistung_unten	Leistung_unten	
	Leistung_Raman_II	0.0	# 0.01+(Leistung_oben)*	III Leistung_oben	Leistung_oben	Leistung_oben	Leistung_oben	
Atomiaser_MW_Ampi 0.1	Shutter_TA_oben	•						
Atomlaser_RF_Ampl 2	Shutter_TA_unten	•						
deltanu 200000 deltanuu D	AOM-Transport		togrid					
detuning 3000	Freq_DD5_0	80e6	III 80e6	80e6	III 80e6+deltanu/2*(1-cos	III 80e6+deltanu	80e6+deltanu	
difference 0 Dispenser an 17	Freq_DD5_1	80e6	80e6	80e6	80e6	8066	80e6	
Dispenser aus 1 V	Power_DDS_0	6	HI 12	12	12	12	12	
	Power_DDS_1	10	III 12	12	12	12	12	
	Phase_DDS_0	0 rad	0 rad	Orad	0 rad	0 rad	0 rad	
Variable Values	Phase_DD5_1	0 rad	0 rad	0 rad	0 rad	0 rad	0 rad	
	trigger_dds							
	trigger_count_gate							

Rigid time-versus-channel matrix: inflexible (loops, conditionals?)

Physicists are not programmers:

Manual operation:	Actions:	
780 nm laser system outputs		
Magnetic trap outputs	Run Experiment	
Optical trap outputs	Queue Experiment	
Other outputs		
	Measurements	
Parameter Menus:	Measurement queue	
MOT,CMOT, Molasses parameters		
Magnetic trap parameters	Utilities	
Evaporation parameters		
Magnetic Trap Parameters 2		
Optical trap loading parameters		
Optical trap parameters		
Ramp magnetic trap off parameters		
Optical trap parameters 3		
Tweezer parameters		
Final trap parameters		
Single atom detection parameters		
Detection parameters		
Camera parameters		
Experiment Configuration parameters		
Laser utilities		
General information		
Utilities		
System Configuration parameters		
Apply OK Cancel	Up Down	

Hard-coded components: not generic and opaque implementation

Enter ARTIQ

Advanced Real-Time Infrastructure for Quantum physics

- High performance nanosecond resolution, hundreds of ns latency
- Expressive describe algorithms with few lines of code
- Portable treat hardware, especially FPGA boards, as commodity
- Modular separate components as much as possible
- Flexible hard-code as little as possible

Define a simple timing language

```
trigger.sync()  # wait for trigger input
start = now()  # capture trigger time
for i in range(3):
    delay(5*us)
    dds.pulse(900*MHz, 7*us)  # first pulse 5 µs after trigger
at(start + 1*ms)  # re-reference time-line
dds.pulse(200*MHz, 11*us)  # exactly 1 ms after trigger
```

- Written in a subset of Python
- Executed on a CPU embedded on a FPGA (the core device)
- now(), at(), delay() describe time-line of an experiment
- Exact time is kept in an internal variable
- That variable only loosely tracks the execution time of CPU instructions
- The value of that variable is exchanged with the RTIO fabric that does precise timing

Convenient syntax additions

```
with sequential:
   with parallel:
        a.pulse(100*MHz, 10*us)
        b.pulse(200*MHz, 20*us)
   with parallel:
        c.pulse(300*MHz, 30*us)
        d.pulse(400*MHz, 20*us)
```

- Experiments are inherently parallel: simultaneous laser pulses, parallel cooling of ions in different trap zones
- parallel and sequential contexts with arbitrary nesting
- a and b pulses both start at the same time
- c and d pulses both start when a and b are both done (after 20 µs)
- Implemented by inlining, loop-unrolling, and interleaving

Physical quantities, hardware granularity

```
n = 1000
dt = 1.2345 * ns
f = 345 * MHz
dds.on(f, phase=0)
                                # must round to integer tuning word
for i in range(n):
    delay(dt)
                                # must round to native cycles
dt_raw = time_to_cycles(dt)  # integer number of cycles
f_raw = dds.frequency_to_ftw(f) # integer frequency tuning word
# determine correct phase despite accumulation of rounding errors
phi = n*cycles_to_time(dt_raw)*dds.ftw_to_frequency(f_raw)
```

- Need well defined conversion and rounding of physical quantities (time, frequency, phase, etc.) to hardware granularity and back
- Complicated because of calibration, offsets, cable delays, non-linearities
- No generic way to do it automatically and correctly
- ${\ } \bullet \ \ \, \to$ need to do it explicitly where it matters

Invite organizing experiment components and code reuse

```
class Experiment:
    def build(self):
        self.ion1 = Ion(...)
        self.ion2 = Ion(...)
        self.transporter = Transporter(...)
    @kernel
    def run(self):
        with parallel:
          self.ion1.cool(duration=10*us)
          self.ion2.cool(frequency=...)
        self.transporter.move(speed=...)
        delay(100*ms)
        self.ion1.detect(duration=...)
```

RPC to handle distributed non-RT hardware

- When a kernel function calls a non-kernel function, it generates a RPC
- The callee is executed on the host
- Mechanism to report results and control slow devices
- The kernel must have a loose real-time constraint (a long delay) or means of re-synchronization to cover communication, host, and device delays

Kernel deployment to the core device

- RPC and exception mappings are generated
- Constants and small kernels are inlined
- Small loops are unrolled
- Statements in parallel blocks are interleaved
- Time is converted to RTIO clock cycles
- The Python AST is converted to LLVM IR
- The LLVM IR is compiled to OpenRISC machine code
- The OpenRISC binary is sent to the core device
- The runtime in the core device links and runs the kernel
- The kernel calls the runtime for communication (RPC) and interfacing with core device peripherals (RTIO, DDS)

https://github.com/m-labs/artiq

- Fully open-source, BSD licensed
- Ported and running on two different FPGA boards
- Design applicable beyond ion trapping (superconducting qubits, neutral atoms...)
- Fastest open-source DDR3 SODIMM controller as a sub-project: 64 Gbps
- Interfacing with lab hardware
- Hardware-in-the-loop unittests
- Self-contained simulator
- Currently ${\sim}1\,\mu\text{s}$ latency and ${\sim}1\,\text{MHz}$ event rate
- DMA should improve that dramatically