diff --git a/gateware.html b/gateware.html
index 2f5c79b..850a4eb 100644
--- a/gateware.html
+++ b/gateware.html
@@ -61,7 +61,10 @@
Built on Migen, MiSoC provides a high performance, flexible and lightweight solution to build system-on-chips for various applications.
- - LatticeMico32 CPU, modified to include an optional MMU (experimental).
+ - CPU options:
+ - LatticeMico32, modified to include an optional MMU (experimental).
+ - mor1kx, a better OpenRISC implementation.
+
- High performance memory controller capable of issuing several SDRAM commands per FPGA cycle.
- Supports SDR, DDR, LPDDR and DDR2.
- Provided peripherals: UART, GPIO, timer, GPIO, NOR flash controller, SPI flash controller, Ethernet MAC, and more.