M-Labs
/
vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Leave just team e-mail in authors

This commit is contained in:
Vadim Kaushan 2019-02-07 19:53:22 +03:00
parent 8d6b2fe111
commit e2ed39decd
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
Cargo.toml
View File

@ -2,10 +2,7 @@
name = "riscv" name = "riscv"
version = "0.4.0" version = "0.4.0"
repository = "https://github.com/rust-embedded/riscv" repository = "https://github.com/rust-embedded/riscv"
authors = [ authors = ["The RISC-V Team <risc-v@teams.rust-embedded.org>"]
"The RISC-V Team <risc-v@teams.rust-embedded.org>",
"David Craven <david@craven.ch>",
]
categories = ["embedded", "hardware-support", "no-std"] categories = ["embedded", "hardware-support", "no-std"]
description = "Low level access to RISC-V processors" description = "Low level access to RISC-V processors"
keywords = ["riscv", "register", "peripheral"] keywords = ["riscv", "register", "peripheral"]