M-Labs
/
vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix typo in register/misa.rs

This commit is contained in:
Jakob Weisblat 2018-04-01 19:07:32 -04:00 committed by David Craven
parent 45364b26a8
commit 8597f1c32d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/register/misa.rs
View File

@ -24,7 +24,7 @@ impl Misa {
let value = match () { let value = match () {
#[cfg(target_pointer_width = "32")] #[cfg(target_pointer_width = "32")]
() => (self.bits >> 30) as u8, () => (self.bits >> 30) as u8,
#[cfg(target_pointer_widht = "64")] #[cfg(target_pointer_width = "64")]
() => (self.bits >> 62) as u8, () => (self.bits >> 62) as u8,
}; };
match value { match value {