M-Labs
/
vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update README

This commit is contained in:
Vadim Kaushan 2020-06-14 15:00:27 +03:00
parent ca21628edb
commit 81c5f3d619
No known key found for this signature in database
GPG Key ID: A501C5DF67C05C4E
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
README.md
View File

@ -2,11 +2,12 @@
[![crates.io](https://img.shields.io/crates/v/vexriscv.svg)](https://crates.io/crates/vexriscv)
[![Build Status](https://travis-ci.org/xobs/vexriscv-rust.svg?branch=master)](https://travis-ci.org/xobs/vexriscv-rust)
# `veriscv`
# `vexriscv`
> Low level access to parts of the VexRiscv RISC-V processor
This project is derived from [riscv](https://github.com/rust-embedded/riscv), developed and maintained by the [RISC-V team][team].
This project complements [riscv](https://github.com/rust-embedded/riscv),
which is developed and maintained by the [RISC-V team][team].
## [Documentation](https://docs.rs/crate/vexriscv)