M-Labs/vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add MSRV policy

Browse Source
This commit is contained in:
Vadim Kaushan 2019-03-17 17:29:48 +03:00
parent 799cdaf6d2
commit 7d4919a67c
No known key found for this signature in database
GPG Key ID: A501C5DF67C05C4E
2 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.travis.yml
View File

@ -7,6 +7,7 @@ env:
rust: rust:
- nightly - nightly
- stable - stable
- 1.30.0 # MSRV
if: (branch = staging OR branch = trying OR branch = master) OR (type = pull_request AND branch = master) if: (branch = staging OR branch = trying OR branch = master) OR (type = pull_request AND branch = master)

9
src/lib.rs
View File

@ -1,5 +1,14 @@
//! Low level access to RISC-V processors //! Low level access to RISC-V processors
//! //!
//! # Minimum Supported Rust Version (MSRV)
//!
//! This crate is guaranteed to compile on stable Rust 1.30 and up. It *might*
//! compile with older versions but that may change in any new patch release.
//! Note that `riscv64imac-unknown-none-elf` and `riscv64gc-unknown-none-elf` targets
//! are not supported on stable yet.
//!
//! # Features
//!
//! This crate provides: //! This crate provides:
//! //!
//! - Access to core registers like `mstatus` or `mcause`. //! - Access to core registers like `mstatus` or `mcause`.