M-Labs
/
vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix register docs

This commit is contained in:
Vadim Kaushan 2020-06-14 14:32:33 +03:00
parent a131c16360
commit 7ce847ee3c
No known key found for this signature in database
GPG Key ID: A501C5DF67C05C4E
5 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/register/vdci.rs
View File

@ -1,4 +1,4 @@
//! uscratch register //! DCache Information register
read_csr_as_usize!(0xCC0, __read_vdci); read_csr_as_usize!(0xCC0, __read_vdci);
write_csr_as_usize!(0xCC0, __write_vdci); write_csr_as_usize!(0xCC0, __write_vdci);

2
src/register/vmim.rs
View File

@ -1,4 +1,4 @@
//! uscratch register //! Machine IRQ Mask register
read_csr_as_usize!(0xBC0, __read_vmim); read_csr_as_usize!(0xBC0, __read_vmim);
write_csr_as_usize!(0xBC0, __write_vmim); write_csr_as_usize!(0xBC0, __write_vmim);

2
src/register/vmip.rs
View File

@ -1,4 +1,4 @@
//! uscratch register //! Machine IRQ Pending register
read_csr_as_usize!(0xFC0, __read_vmip); read_csr_as_usize!(0xFC0, __read_vmip);
write_csr_as_usize!(0xFC0, __write_vmip); write_csr_as_usize!(0xFC0, __write_vmip);

2
src/register/vsim.rs
View File

@ -1,4 +1,4 @@
//! uscratch register //! Supervisor IRQ Mask register
read_csr_as_usize!(0x9C0, __read_vsim); read_csr_as_usize!(0x9C0, __read_vsim);
write_csr_as_usize!(0x9C0, __write_vsim); write_csr_as_usize!(0x9C0, __write_vsim);

2
src/register/vsip.rs
View File

@ -1,4 +1,4 @@
//! uscratch register //! Supervisor IRQ Pending register
read_csr_as_usize!(0xDC0, __read_vsip); read_csr_as_usize!(0xDC0, __read_vsip);
write_csr_as_usize!(0xDC0, __write_vsip); write_csr_as_usize!(0xDC0, __write_vsip);