瀏覽代碼

ptb3: adjust urukul clocking

master
Robert Jördens 9 月之前
父節點
當前提交
6a1862fcda
共有 1 個文件被更改,包括 13 次插入4 次删除
  1. 13
    4
      ptb3.json

+ 13
- 4
ptb3.json 查看文件

@@ -5,6 +5,7 @@
"hw_rev": "v1.1",
"base": "standalone",
"ext_ref_frequency": 100e6,
"core_addr": "10.0.16.137",
"peripherals": [
{
"type": "dio",
@@ -32,12 +33,16 @@
"type": "urukul",
"ports": [5, 4],
"dds": "ad9912",
"clk_sel": 1
"clk_sel": 1,
"refclk": 100e6,
"pll_n": 10
},
{
"type": "urukul",
"ports": [6],
"clk_sel": 1
"clk_sel": 1,
"refclk": 100e6,
"pll_n": 40
},
{
"type": "zotino",
@@ -47,12 +52,16 @@
"type": "urukul",
"ports": [9, 8],
"dds": "ad9912",
"clk_sel": 1
"clk_sel": 1,
"refclk": 100e6,
"pll_n": 10
},
{
"type": "urukul",
"ports": [11, 10],
"clk_sel": 1
"clk_sel": 1,
"refclk": 100e6,
"pll_n": 40
}
]
}

Loading…
取消
儲存