Browse Source

luh, qleds: update

master
Robert Jördens 2 years ago
parent
commit
fc1a7728f1
  1. 31
      luh.json
  2. 16
      qleds.json

31
luh.json

@ -18,36 +18,41 @@
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [2],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "sampler",
"ports": [3]
"type": "urukul",
"ports": [3, 2],
"clk_sel": 0,
"refclk": 100e6,
"pll_n": 40
},
{
"type": "urukul",
"ports": [4],
"ports": [5, 4],
"clk_sel": 0,
"refclk": 100e6,
"pll_n": 40
},
{
"type": "urukul",
"ports": [5],
"ports": [7, 6],
"clk_sel": 0,
"refclk": 100e6,
"pll_n": 40
},
{
"type": "grabber",
"ports": [6]
"ports": [8]
},
{
"type": "fastino",
"ports": [9]
},
{
"type": "fastino",
"ports": [10]
},
{
"type": "zotino",
"ports": [7]
"type": "fastino",
"ports": [11]
}
]
}

16
qleds.json

@ -25,30 +25,36 @@
"bank_direction_high": "output"
},
{
"type": "sampler",
"ports": [3]
"type": "dio",
"ports": [3],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "urukul",
"ports": [6, 5],
"ports": [5, 4],
"clk_sel": 0,
"refclk": 100e6,
"pll_n": 40
},
{
"type": "urukul",
"ports": [8, 7],
"ports": [7, 6],
"clk_sel": 0,
"refclk": 100e6,
"pll_n": 40
},
{
"type": "urukul",
"ports": [10, 9],
"ports": [9, 8],
"clk_sel": 0,
"refclk": 100e6,
"pll_n": 40
},
{
"type": "zotino",
"ports": [10]
},
{
"type": "zotino",
"ports": [11]

Loading…
Cancel
Save