M-Labs
/
sinara-systems-legacy
8
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

add old version of the system

master
ciciwu 2021-12-22 17:21:24 +08:00
parent 2d745615a9
commit fad4213dab
2 changed files with 62 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
sias2.json Normal file
View File

@ -0,0 +1,50 @@
{
"target": "kasli",
"min_artiq_version": "6.0",
"variant": "sias2",
"hw_rev": "v2.0",
"base": "standalone",
"core_addr": "192.168.1.75",
"peripherals": [
{
"type": "dio",
"board": "DIO_SMA",
"ports": [0],
"edge_counter": true,
"bank_direction_low": "input",
"bank_direction_high": "output"
},
{
"type": "dio",
"board": "DIO_SMA",
"ports": [1],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"board": "DIO_SMA",
"ports": [2],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"board": "DIO_SMA",
"ports": [3],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "fastino",
"ports": [4]
},
{
"type": "suservo",
"sampler_ports": [10, 11],
"urukul0_ports": [6, 7],
"urukul1_ports": [8, 9],
"clk_sel": 2
}
]
}

35
siassatellite.json
View File

@ -7,43 +7,32 @@
"peripherals": [
{
"type": "dio",
"board": "DIO_SMA",
"ports": [0],
"edge_counter": true,
"bank_direction_low": "input",
"bank_direction_high": "output"
},
{
"type": "dio",
"board": "DIO_SMA",
"ports": [1],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"board": "DIO_SMA",
"ports": [2],
"bank_direction_low": "output",
"bank_direction_high": "output"
"type": "suservo",
"sampler_ports": [2, 3],
"urukul0_ports": [4, 5],
"urukul1_ports": [6, 7],
"clk_sel": 2
},
{
"type": "dio",
"board": "DIO_SMA",
"ports": [3],
"bank_direction_low": "output",
"bank_direction_high": "output"
"type": "urukul",
"dds": "ad9910",
"ports": [8, 9],
"clk_sel": 2
},
{
"type": "fastino",
"ports": [4]
},
{
"type": "suservo",
"sampler_ports": [10, 11],
"urukul0_ports": [6, 7],
"urukul1_ports": [8, 9],
"clk_sel": 2
"ports": [10]
}
]
}
]
}