Browse Source

add ustc6

master
mwojcik 12 months ago
parent
commit
e91320f488
  1. 58
      ustc6.json

58
ustc6.json

@ -0,0 +1,58 @@
{
"target": "kasli",
"min_artiq_version": "6.0",
"variant": "ustc6",
"hw_rev": "v2.0",
"base": "master",
"core_addr": "192.168.1.75",
"peripherals": [
{
"type": "dio",
"ports": [0],
"bank_direction_low": "input",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [1],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [2],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "urukul",
"dds": "ad9910",
"synchronization": true,
"ports": [3, 4],
"clk_sel": 2
},
{
"type": "urukul",
"dds": "ad9910",
"synchronization": true,
"ports": [5, 6],
"clk_sel": 2
},
{
"type": "urukul",
"dds": "ad9910",
"synchronization": true,
"ports": [7, 8],
"clk_sel": 2
},
{
"type": "zotino",
"ports": [9]
},
{
"type": "sampler",
"ports": [10, 11]
}
]
}
Loading…
Cancel
Save