Browse Source

add urukul sync

master
ciciwu 10 months ago
parent
commit
a43e83c648
  1. 12
      apmaster.json
  2. 3
      apsatellite1.json
  3. 9
      apsatellite2.json

12
apmaster.json

@ -11,25 +11,29 @@
"type": "urukul",
"dds": "ad9912",
"ports": [1, 2],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "urukul",
"dds": "ad9912",
"ports": [3, 4],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "urukul",
"dds": "ad9912",
"ports": [5, 6],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "urukul",
"dds": "ad9912",
"ports": [7, 8],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "dio",

3
apsatellite1.json

@ -35,7 +35,8 @@
"type": "urukul",
"dds": "ad9910",
"ports": [4, 5],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "dio",

9
apsatellite2.json

@ -13,19 +13,22 @@
"type": "urukul",
"dds": "ad9910",
"ports": [1, 2],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "urukul",
"dds": "ad9912",
"ports": [3],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "urukul",
"dds": "ad9912",
"ports": [4],
"clk_sel": 2
"clk_sel": 2,
"synchronization": true
},
{
"type": "sampler",

Loading…
Cancel
Save