Browse Source

add ustc5master

master
ciciwu213 1 year ago
parent
commit
1beaa45db5
  1. 67
      ustc5master.json

67
ustc5master.json

@ -0,0 +1,67 @@
{
"target": "kasli",
"min_artiq_version": "6.0",
"variant": "ustc5master",
"hw_rev": "v2.0",
"base": "master",
"core_addr": "192.168.1.75",
"peripherals": [
{
"type": "dio",
"ports": [0],
"bank_direction_low": "input",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [1],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [2],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [3],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [4],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [5],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [6],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "dio",
"ports": [7],
"bank_direction_low": "output",
"bank_direction_high": "output"
},
{
"type": "fastino",
"ports": [8]
},
{
"type": "sampler",
"hw_rev": "v2.2",
"ports": [10, 11]
}
]
}
Loading…
Cancel
Save