M-Labs
/
rtio-nmigen
7
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Formally verified ARTIQ RTIO core in nMigen
35 Commits
1 Branch
0 Tags
96 KiB
Python 98.3%
Nix 1.7%
 
 
Go to file
Donald Sebastian Leung b9481cecf5 Reduce lane count to 4 for easier debugging 2020-10-20 11:40:19 +08:00
rtio Reduce lane count to 4 for easier debugging 2020-10-20 11:40:19 +08:00
LICENSE Add README and LICENSE 2020-09-23 17:14:27 +08:00
README.md Add refactoring/restructuring to TODO list in README 2020-10-19 14:42:38 +08:00
shell.nix Update shell.nix 2020-10-08 13:52:35 +08:00

README.md

rtio-nmigen

Formally verified implementation of the ARTIQ RTIO core in nMigen

Progress

  • Devise a suitable migration strategy for artiq.gateware.rtio from Migen to nMigen
  • Implement the core in nMigen
    • rtio.cri (Interface and CRIDecoder only)
    • rtio.rtlink
    • rtio.sed.layouts
    • rtio.sed.output_network
    • rtio.sed.output_driver
  • Add suitable assertions for verification (BMC / unbounded proof?)
    • rtio.cri (Interface and CRIDecoder only)
    • rtio.rtlink
    • rtio.sed.layouts
    • rtio.sed.output_network - Sorting network (high priority)
    • rtio.sed.output_driver
  • Restructure to code to follow nMigen convention and re-validate existing assertions

License

Copyright (C) 2020 M-Labs Limited.

LGPLv3 or any later version