111 lines
3.8 KiB
Python
111 lines
3.8 KiB
Python
RV32I_INSNS = [
|
|
'lui',
|
|
'auipc',
|
|
'jal',
|
|
'jalr',
|
|
'beq',
|
|
'bne',
|
|
'blt',
|
|
'bge',
|
|
'bltu',
|
|
'bgeu',
|
|
'lb',
|
|
'lh',
|
|
'lw',
|
|
'lbu',
|
|
'lhu',
|
|
'sb',
|
|
'sh',
|
|
'sw',
|
|
'addi',
|
|
'slti',
|
|
'sltiu',
|
|
'xori',
|
|
'ori',
|
|
'andi',
|
|
'slli',
|
|
'srli',
|
|
'srai',
|
|
'add',
|
|
'sub',
|
|
'sll',
|
|
'slt',
|
|
'sltu',
|
|
'xor',
|
|
'srl',
|
|
'sra',
|
|
'or',
|
|
'and'
|
|
]
|
|
|
|
if __name__ == '__main__':
|
|
print('# Generated by IsaRV32IGen.py')
|
|
for insn in RV32I_INSNS:
|
|
print('from Insn%s import *' % insn.capitalize())
|
|
print()
|
|
print('"""')
|
|
print('RV32I Base ISA')
|
|
print('"""')
|
|
print()
|
|
print('class IsaRV32I(Elaboratable):')
|
|
print(' def __init__(self, RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA):')
|
|
print(' # Core-specific constants')
|
|
print(' self.RISCV_FORMAL_ILEN = RISCV_FORMAL_ILEN')
|
|
print(' self.RISCV_FORMAL_XLEN = RISCV_FORMAL_XLEN')
|
|
print(' self.RISCV_FORMAL_CSR_MISA = RISCV_FORMAL_CSR_MISA')
|
|
print()
|
|
print(' # Input ports')
|
|
print(' self.rvfi_valid = Signal(1)')
|
|
print(' self.rvfi_insn = Signal(self.RISCV_FORMAL_ILEN)')
|
|
print(' self.rvfi_pc_rdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' self.rvfi_rs1_rdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' self.rvfi_rs2_rdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' self.rvfi_mem_rdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' if self.RISCV_FORMAL_CSR_MISA:')
|
|
print(' self.rvfi_csr_misa_rdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print()
|
|
print(' # Output ports')
|
|
print(' if self.RISCV_FORMAL_CSR_MISA:')
|
|
print(' self.spec_csr_misa_rmask = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' self.spec_valid = Signal(1)')
|
|
print(' self.spec_trap = Signal(1)')
|
|
print(' self.spec_rs1_addr = Signal(5)')
|
|
print(' self.spec_rs2_addr = Signal(5)')
|
|
print(' self.spec_rd_addr = Signal(5)')
|
|
print(' self.spec_rd_wdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' self.spec_pc_wdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' self.spec_mem_addr = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' self.spec_mem_rmask = Signal(int(self.RISCV_FORMAL_XLEN // 8))')
|
|
print(' self.spec_mem_wmask = Signal(int(self.RISCV_FORMAL_XLEN // 8))')
|
|
print(' self.spec_mem_wdata = Signal(self.RISCV_FORMAL_XLEN)')
|
|
print(' def ports(self):')
|
|
print(' input_ports = [')
|
|
print(' self.rvfi_valid,')
|
|
print(' self.rvfi_insn,')
|
|
print(' self.rvfi_pc_rdata,')
|
|
print(' self.rvfi_rs1_rdata,')
|
|
print(' self.rvfi_rs2_rdata,')
|
|
print(' self.rvfi_mem_rdata')
|
|
print(' ]')
|
|
print(' if self.RISCV_FORMAL_CSR_MISA:')
|
|
print(' input_ports.append(self.rvfi_csr_misa_rdata)')
|
|
print(' output_ports = [')
|
|
print(' self.spec_valid,')
|
|
print(' self.spec_trap,')
|
|
print(' self.spec_rs1_addr,')
|
|
print(' self.spec_rs2_addr,')
|
|
print(' self.spec_rd_addr,')
|
|
print(' self.spec_rd_wdata,')
|
|
print(' self.spec_pc_wdata,')
|
|
print(' self.spec_mem_addr,')
|
|
print(' self.spec_mem_rmask,')
|
|
print(' self.spec_mem_wmask,')
|
|
print(' self.spec_mem_wdata')
|
|
print(' ]')
|
|
print(' if self.RISCV_FORMAL_CSR_MISA:')
|
|
print(' output_ports.append(self.spec_csr_misa_rmask)')
|
|
print(' return input_ports + output_ports')
|
|
print(' def elaborate(self, platform):')
|
|
print(' pass')
|
|
# TODO
|