diff --git a/README.md b/README.md
index f90c72b..7f69d91 100644
--- a/README.md
+++ b/README.md
@@ -38,8 +38,6 @@ Support for the RV32I base ISA and RV32M extension are planned and well underway
 - 21/08/2020: Verification passes unconditionally, even in the presence of obvious bugs. This is due to the `rvfi.valid` signal from the CPU being held at constant 0. Suitable instruction and data buses as well as interrupt signals have not been wired to Minerva which is likely preventing the core and verification from functioning properly
 - 25/08/2020: Interrupts have been hardwired to zero and instruction/data buses attached to the Minerva core; however, running the verification completely hangs the machine. Possible culprit: huge number of `Assume` statements on memory values leading to overly large solution space
 
-As of 25/08
-
 ## License
 
 See [LICENSE](./LICENSE)