From 607d82f27c9585db1453ce045f7c469e5b57042a Mon Sep 17 00:00:00 2001 From: Donald Sebastian Leung Date: Fri, 21 Aug 2020 16:58:33 +0800 Subject: [PATCH] Add "Known Issues" section to README --- README.md | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/README.md b/README.md index bd6f4f0..0d5bdea 100644 --- a/README.md +++ b/README.md @@ -33,6 +33,10 @@ This should run in the order of a few minutes. Support for the RV32I base ISA and RV32M extension are planned and well underway. Support for other ISAs in the original riscv-formal such as RV32C and their 64-bit counterparts may also be added in the future as time permits. +## Known Issues + +As of 21/08/2020, the verification passes unconditionally, even when obvious, deliberate bugs are introduced to the Minerva core and/or its components thereof (such as replacing subtraction with addition in the adder). This is caused by the Minerva core having its `rvfi.valid` signal de-asserted all of the time. The cause of this issue is very likely due to the absence of proper interrupt signals and instruction + data buses, which must be connected to the core for it to function properly. Perhaps the issue could be solved by constructing abstract instruction + data buses with suitable assumed properties and connecting those abstract interfaces to the Minerva core (but then, what would those properties be?). + ## License See [LICENSE](./LICENSE)