M-Labs
/
riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Update README.md

This commit is contained in:
Donald Sebastian Leung 2020-08-27 12:30:57 +08:00
parent 94da2671dc
commit 472e0a70f8
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rvfi/insns/README.md
View File

@ -93,6 +93,10 @@ Below is a list of instructions currently supported by this port of the riscv-fo
- `InsnDivu`: DIVU instruction
- `InsnRem`: REM instruction
- `InsnRemu`: REMU instruction
- `InsnRV64IIType`: RV64I I-Type Instruction
- `InsnRV64IITypeLoad`: RV64I I-Type Instruction (Load Variation)
- `InsnLwu`: LWU instruction
- `InsnLd`: LD instruction
### ISAs