linuswck
6cef418756
- Generate 45 Degree Phase Shifted DDR Clock - PLLE2_Base -> MMCM_ADV for ddr clock dynamic phase shift - Add mmcm_rst, ddr_clk_ps, mmcm_locked status to CSR - Generate dco2d rst signal from mmcm and connect to the related logic |
||
---|---|---|
.. | ||
cores | ||
verilog | ||
README.md | ||
__init__.py | ||
fast_servo_platform.py | ||
fast_servo_soc.py |
README.md
Source Repository
Files in this directory were copied from elhep/Fast-Servo-Firmware.
Commit ID
The files were copied from commit ID 7fae40c.