linuswck
6cef418756
- Generate 45 Degree Phase Shifted DDR Clock - PLLE2_Base -> MMCM_ADV for ddr clock dynamic phase shift - Add mmcm_rst, ddr_clk_ps, mmcm_locked status to CSR - Generate dco2d rst signal from mmcm and connect to the related logic |
||
---|---|---|
fast-servo | ||
not-os-patches | ||
.gitignore | ||
flake.lock | ||
flake.nix |