# This file is part of Fast Servo Software Package.
#
# Copyright (C) 2023 Jakub Matyas
# Warsaw University of Technology <jakubk.m@gmail.com>
# SPDX-License-Identifier: GPL-3.0-or-later
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
# 
# This program is distributed in the hope that it will be useful, 
# but WITHOUT ANY WARRANTY; without even the implied warranty of 
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program. If not, see <https://www.gnu.org/licenses/>.

from migen import *
from misoc.interconnect.csr import AutoCSR, CSRStorage
from migen.genlib.io import DDROutput
from misoc.interconnect.stream import AsyncFIFO


class DAC(Module, AutoCSR):
    def __init__(self, platform):
        dac_pads = platform.request("dac")
        dac_afe_pads = platform.request("dac_afe")
        self.dac_ctrl = CSRStorage(3)
        self.output_value_ch0 = CSRStorage(14)
        self.output_value_ch1 = CSRStorage(14)

        manual_override = Signal()
        ch0_pd = Signal()
        ch1_pd = Signal()

        output_data_ch0 = Signal(14)
        output_data_ch1 = Signal(14)

        self.data_in = [Signal(14, reset_less=True), Signal(14, reset_less=True)]
        self.data_in_csr = [Signal(14, reset_less=True), Signal(14, reset_less=True)]
        
        self.data_in_cdc = [Signal(14, reset_less=True), Signal(14, reset_less=True)]
        self.data_in_csr_cdc = [Signal(14, reset_less=True), Signal(14, reset_less=True)]
        platform.add_period_constraint(dac_pads.dclkio, 10.0)

        self.submodules.cdc_fifo = ClockDomainsRenamer({"write": "sys", "read": "dco2d"})(AsyncFIFO([("data", 56)], 4))
        self.comb += [
            self.data_in_csr[0].eq(self.output_value_ch0.storage), 
            self.data_in_csr[1].eq(self.output_value_ch1.storage),
            self.cdc_fifo.sink.data.eq(Cat(self.data_in[0], self.data_in[1], self.data_in_csr[0], self.data_in_csr[1])),
            self.cdc_fifo.sink.stb.eq(~ResetSignal("sys")),
            Cat(self.data_in_cdc[0], self.data_in_cdc[1], self.data_in_csr_cdc[0], self.data_in_csr_cdc[1]).eq(self.cdc_fifo.source.data),
            self.cdc_fifo.source.ack.eq(~ResetSignal("dco2d")),
        ]

        self.comb += [
            Cat(manual_override, ch0_pd, ch1_pd).eq(self.dac_ctrl.storage),
            dac_pads.rst.eq(ResetSignal("dco2d")),
            dac_afe_pads.ch1_pd_n.eq(~ch0_pd),
            dac_afe_pads.ch2_pd_n.eq(~ch1_pd),
            output_data_ch0.eq(
                Mux(manual_override, self.data_in_csr_cdc[0], self.data_in_cdc[0])
            ),
            output_data_ch1.eq(
                Mux(manual_override, self.data_in_csr_cdc[1], self.data_in_cdc[1])
            ),
        ]

        self.specials += [
            Instance("ODDR", 
                i_C=ClockSignal("dco2d"), 
                i_CE=~ResetSignal("dco2d"), 
                i_D1=output_data_ch0[lane], # DDR CLK Rising Edge
                i_D2=output_data_ch1[lane], # DDR CLK Falling Edge
                o_Q=dac_pads.data[lane],
                p_DDR_CLK_EDGE="SAME_EDGE") 
            for lane in range(14)]
        self.specials += Instance("ODDR", 
                i_C=ClockSignal("dco2d_45_degree"), 
                i_CE=~ResetSignal("dco2d"), 
                i_D1=0, 
                i_D2=1, 
                o_Q=dac_pads.dclkio,
                p_DDR_CLK_EDGE="SAME_EDGE")


class AUX_DAC_CTRL(Module, AutoCSR):
    def __init__(self, platform):
        dac_aux_pads = platform.request("aux_dac")

        self.dac_aux_ctrl = CSRStorage(3)

        self.comb += [
            dac_aux_pads.nclr.eq(~self.dac_aux_ctrl.storage[0]),
            dac_aux_pads.bin.eq(self.dac_aux_ctrl.storage[1]),
            dac_aux_pads.nldac.eq(~self.dac_aux_ctrl.storage[2]),
        ]