Commit Graph

2 Commits

Author SHA1 Message Date
linuswck 6cef418756 gateware: Add CSR Ctrl to PL's MMCM
- Generate 45 Degree Phase Shifted DDR Clock
- PLLE2_Base -> MMCM_ADV for ddr clock dynamic phase shift
- Add mmcm_rst, ddr_clk_ps, mmcm_locked status to CSR
- Generate dco2d rst signal from mmcm and connect to the related logic
2024-11-08 16:33:17 +08:00
Florian Agbuya cd9590503c add fast-servo gateware support files 2024-03-01 16:39:56 +08:00