M-Labs/nix-servo
3
1
Fork 2
Code Issues 1 Pull Requests Packages Projects Releases Wiki Activity

Fix malformed pid_pipeline patch

Browse Source
This commit is contained in:
linuswck 2024-12-11 12:36:02 +08:00
parent 0f15e0ef70
commit bc5d24a69a
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
fast-servo/pid_pipeline.patch
View File

@ -1,5 +1,5 @@
diff --git a/gateware/logic/pid.py b/gateware/logic/pid.py diff --git a/gateware/logic/pid.py b/gateware/logic/pid.py
index 4320f94..64e1a74 100644 index 4320f94..e737577 100644
--- a/gateware/logic/pid.py --- a/gateware/logic/pid.py
+++ b/gateware/logic/pid.py +++ b/gateware/logic/pid.py
@@ -56,10 +56,13 @@ class PID(Module, AutoCSR): @@ -56,10 +56,13 @@ class PID(Module, AutoCSR):
@ -50,7 +50,7 @@ index 4320f94..64e1a74 100644
kd_reg_r.eq(kd_reg), kd_reg_r.eq(kd_reg),
self.output_d.eq(kd_reg - kd_reg_r), self.output_d.eq(kd_reg - kd_reg_r),
] ]
@@ -143,4 +150,12 @@ class PID(Module, AutoCSR): @@ -143,4 +150,10 @@ class PID(Module, AutoCSR):
# sync is required here, otherwise we get artifacts when one of the # sync is required here, otherwise we get artifacts when one of the
# signals changes sign # signals changes sign