Labels Milestones

New Issue

check that FPGA bitstreams meet timing #15

Closed

opened 4 years ago by sb10q · 4 comments

sb10q commented 4 years ago

Owner

Look at the Vivado logs c.f. how it was done previously in https://github.com/m-labs/buildbot-config

Look at the Vivado logs c.f. how it was done previously in https://github.com/m-labs/buildbot-config

sb10q commented 4 years ago

Poster

Owner

3317296c82/steps/xilinx.py

https://github.com/m-labs/buildbot-config/blob/3317296c82a42c73e05cc604e4c2bbc0e1cbbe72/steps/xilinx.py

astro referenced this issue from a commit 4 years ago

artiq-board: check for constraint errors in vivado.log Should fix Gitea issue #15

sb10q commented 4 years ago

Poster

Owner

Seems to work.

Seems to work.

sb10q closed this issue 4 years ago

sb10q commented 4 years ago

Poster

Owner

https://nixbld.m-labs.hk/build/51573
failed timing and marked as successful.

https://nixbld.m-labs.hk/build/51573 failed timing and marked as successful.

sb10q reopened this issue 4 years ago

astro referenced this issue from a commit 3 years ago

artiq-board: fix and simplify check for timing criteria Re-fixes Gitea issue #15

astro closed this issue 3 years ago

sb10q commented 3 years ago

Poster

Owner

Thanks!

Thanks!

Sign in to join this conversation.

No Branch/Tag Specified

Branches Tags

master

Labels

Apply labels

Clear labels

No items

No Label

Milestone

Set milestone

Clear milestone

No items

No Milestone

Assignees

Assign users

Clear assignees

No Assignees

1 Participants

Notifications

Subscribe

Due Date

The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/nix-scripts#15

Write Preview

Loading…

Cancel

Save

There is no content yet.