artiq_sinara_tester test_ttl_out_chunk never terminates #211

Closed
opened 2022-03-05 22:25:55 +08:00 by sb10q · 2 comments

is_enter_pressed() is called only once.

is_enter_pressed() is called only once.
sb10q added this to the Prealpha milestone 2022-03-05 22:25:55 +08:00
sb10q added the
high-priority
label 2022-03-16 09:55:26 +08:00
pca006132 was assigned by sb10q 2022-03-16 09:55:29 +08:00

[pca006132@zeus:~/code/artiq/artiq/examples/nac3devices]$ artiq_sinara_tester
****** Sinara system tester ******

Mismatch between gateware (7.0.beta) and software (8.0.beta) versions
*** Testing LEDs.
Check for blinking. Press ENTER when done.
Testing LED: led0

Testing LED: led1

*** Testing TTL outputs.
Outputs are tested in groups of 4. Touch each TTL connector
with the oscilloscope probe tip, and check that the number of
pulses corresponds to its number in the group.
Press ENTER when done.
Testing TTL outputs: ttl4, ttl5, ttl6, ttl7.
Traceback (most recent call last):
  File "/nix/store/ffm2rpywlkfn9csmfd6n890hvr4y7zjm-python3.9-artiq-8.0.unknown.beta/bin/.artiq_sinara_tester-wrapped", line 9, in <module>
    sys.exit(main())
  File "/home/pca006132/code/artiq/artiq/frontend/artiq_sinara_tester.py", line 808, in main
    experiment.run(tests)
  File "/home/pca006132/code/artiq/artiq/frontend/artiq_sinara_tester.py", line 759, in run
    getattr(self, f"test_{name}")()
  File "/home/pca006132/code/artiq/artiq/frontend/artiq_sinara_tester.py", line 210, in test_ttl_outs
    self.test_ttl_out_chunk([dev for name, dev in ttl_chunk])
  File "/home/pca006132/code/artiq/artiq/language/core.py", line 77, in run_on_core
    self.core.run(fake_method, args, kwargs)
  File "/home/pca006132/code/artiq/artiq/coredevice/core.py", line 92, in run
    self.comm.serve(self.embedding_map, symbolizer)
  File "/home/pca006132/code/artiq/artiq/coredevice/comm_kernel.py", line 811, in serve
    self._serve_exception(embedding_map, symbolizer)
  File "/home/pca006132/code/artiq/artiq/coredevice/comm_kernel.py", line 793, in _serve_exception
    raise python_exn
artiq.coredevice.exceptions.RTIOUnderflow: RTIO underflow at 88302546858490 mu, channel 30, slack -12902 mu

seems terminate now?

``` [pca006132@zeus:~/code/artiq/artiq/examples/nac3devices]$ artiq_sinara_tester ****** Sinara system tester ****** Mismatch between gateware (7.0.beta) and software (8.0.beta) versions *** Testing LEDs. Check for blinking. Press ENTER when done. Testing LED: led0 Testing LED: led1 *** Testing TTL outputs. Outputs are tested in groups of 4. Touch each TTL connector with the oscilloscope probe tip, and check that the number of pulses corresponds to its number in the group. Press ENTER when done. Testing TTL outputs: ttl4, ttl5, ttl6, ttl7. Traceback (most recent call last): File "/nix/store/ffm2rpywlkfn9csmfd6n890hvr4y7zjm-python3.9-artiq-8.0.unknown.beta/bin/.artiq_sinara_tester-wrapped", line 9, in <module> sys.exit(main()) File "/home/pca006132/code/artiq/artiq/frontend/artiq_sinara_tester.py", line 808, in main experiment.run(tests) File "/home/pca006132/code/artiq/artiq/frontend/artiq_sinara_tester.py", line 759, in run getattr(self, f"test_{name}")() File "/home/pca006132/code/artiq/artiq/frontend/artiq_sinara_tester.py", line 210, in test_ttl_outs self.test_ttl_out_chunk([dev for name, dev in ttl_chunk]) File "/home/pca006132/code/artiq/artiq/language/core.py", line 77, in run_on_core self.core.run(fake_method, args, kwargs) File "/home/pca006132/code/artiq/artiq/coredevice/core.py", line 92, in run self.comm.serve(self.embedding_map, symbolizer) File "/home/pca006132/code/artiq/artiq/coredevice/comm_kernel.py", line 811, in serve self._serve_exception(embedding_map, symbolizer) File "/home/pca006132/code/artiq/artiq/coredevice/comm_kernel.py", line 793, in _serve_exception raise python_exn artiq.coredevice.exceptions.RTIOUnderflow: RTIO underflow at 88302546858490 mu, channel 30, slack -12902 mu ``` seems terminate now?
Poster
Owner

No - work around the underflow (#210) by increasing the delays. I just checked that the bug is still present. Most likely you have an underflow within the first iteration and it hides the problem.

No - work around the underflow (https://git.m-labs.hk/M-Labs/nac3/issues/210) by increasing the delays. I just checked that the bug is still present. Most likely you have an underflow within the first iteration and it hides the problem.
Sign in to join this conversation.
No Milestone
No Assignees
2 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: M-Labs/nac3#211
There is no content yet.