humpback-dds/src/config_register.rs

122 lines
2.6 KiB
Rust
Raw Normal View History

2020-08-11 16:51:17 +08:00
use embedded_hal::blocking::spi::Transfer;
2020-08-12 11:50:24 +08:00
use cortex_m_semihosting::hprintln;
2020-08-11 16:51:17 +08:00
use crate::Error;
2020-08-11 11:29:47 +08:00
2020-08-11 16:51:17 +08:00
/*
* Macro builder for bit masks
*/
macro_rules! construct_bitmask {
($collection: ident; $($name: ident, $shift: expr, $width: expr),+) => {
2020-08-12 11:50:24 +08:00
#[derive(Debug, Copy, Clone)]
2020-08-11 16:51:17 +08:00
pub enum $collection {
$(
$name,
)*
}
impl $collection {
pub(crate) fn get_width(self) -> u8 {
match self {
$(
$collection::$name => $width,
)*
}
}
pub(crate) fn get_shift(self) -> u8 {
match self {
$(
$collection::$name => $shift,
)*
}
}
pub(crate) fn get_bitmask(self) -> u32 {
match self {
$(
$collection::$name => {
let mut mask: u32 = 0;
for bit in 0..$width {
2020-08-12 11:50:24 +08:00
mask |= (1 << ($shift + bit));
2020-08-11 16:51:17 +08:00
}
mask
},
)*
}
}
}
}
}
construct_bitmask!(CFGMask;
2020-08-11 16:55:31 +08:00
// Bitmasks for CFG write
RF_SW, 0, 4, // Reuse RF_SW for Status register
2020-08-11 16:51:17 +08:00
LED, 4, 4,
PROFILE, 8, 3,
IO_UPDATE, 12, 1,
MASK_NU, 13, 4,
CLK_SEL0, 17, 1,
SYNC_SEL, 18, 1,
RST, 19, 1,
IO_RST, 20, 1,
CLK_SEL1, 21, 1,
2020-08-11 16:55:31 +08:00
DIV, 22, 2,
// BitMasks for CFG read
SMP_ERR, 4, 4,
PLL_LOCK, 8, 4,
IFC_MODE, 12, 4,
PROTO_KEY, 16, 7
2020-08-11 16:51:17 +08:00
);
2020-08-11 11:29:47 +08:00
pub struct ConfigRegister<SPI> {
spi: SPI,
data: u32,
}
2020-08-11 16:51:17 +08:00
impl<SPI, E> ConfigRegister<SPI>
where
SPI: Transfer<u8, Error = E>
{
pub fn new(spi: SPI) -> Self {
ConfigRegister {
spi,
data: 0,
}
}
2020-08-12 11:50:24 +08:00
fn set_all_configurations(&mut self) -> Result<u32, Error<E>> {
2020-08-11 16:51:17 +08:00
match self.spi.transfer(&mut [
2020-08-12 11:50:24 +08:00
((self.data & 0x00FF0000) >> 16) as u8,
((self.data & 0x0000FF00) >> 8) as u8,
((self.data & 0x000000FF) >> 0) as u8,
2020-08-11 16:51:17 +08:00
]).map_err(Error::SPI) {
Ok(arr) => Ok(((arr[0] as u32) << 16) | ((arr[1] as u32) << 8) | arr[2] as u32),
Err(e) => Err(e),
}
}
2020-08-12 11:50:24 +08:00
pub fn set_configurations(&mut self, configs: &mut[(CFGMask, u32)]) -> Result<u32, Error<E>> {
for config in configs.into_iter() {
// Erase the bits in the configuration region
self.data &= (!config.0.get_bitmask());
// Check validity of config data
let shifted_config: u32 = config.1 << config.0.get_shift();
assert_eq!(shifted_config | config.0.get_bitmask(), config.0.get_bitmask());
// Write the configuration onto local data
self.data |= shifted_config;
}
// Write all configurations at the same time
self.set_all_configurations()
}
2020-08-11 16:51:17 +08:00
}
impl<SPI, E> Transfer<u8> for ConfigRegister<SPI>
where
SPI: Transfer<u8, Error = E>
{
type Error = Error<E>;
fn transfer<'w>(&mut self, words: &'w mut [u8]) -> Result<&'w [u8], Self::Error> {
self.spi.transfer(words).map_err(Error::SPI)
}
}