2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-05 01:36:39 +08:00
artiq/artiq/gateware
2015-06-19 17:36:46 -06:00
..
amp gateware/soc: use Minicon SDRAM controller and 128KB shared L2 cache 2015-06-18 12:18:03 +02:00
rtio DDS monitor fixes 2015-06-19 17:36:46 -06:00
__init__.py artiqlib -> artiq.gateware 2015-03-08 11:00:24 +01:00
ad9858.py gateware/ad9858: use WaitTimer from Migen 2015-05-14 00:16:15 +08:00
nist_qc1.py targets: use _Peripherals/UP/AMP class names, share QC1 IO defs 2015-04-07 00:07:53 +08:00
soc.py gateware/soc: use Minicon SDRAM controller and 128KB shared L2 cache 2015-06-18 12:18:03 +02:00