mirror of https://github.com/m-labs/artiq.git
32 lines
1.2 KiB
Python
32 lines
1.2 KiB
Python
from misoc.integration.soc_core import mem_decoder
|
|
from misoc.cores import timer
|
|
|
|
from artiq.gateware import amp
|
|
|
|
|
|
class AMPSoC:
|
|
"""Contains timer, kernel CPU and mailbox for ARTIQ SoCs.
|
|
|
|
Users must disable the timer from the platform SoC and provide
|
|
a "mailbox" entry in the memory map.
|
|
"""
|
|
def __init__(self):
|
|
if not hasattr(self, "cpu"):
|
|
raise ValueError("Platform SoC must be initialized first")
|
|
if hasattr(self, "timer0"):
|
|
raise ValueError("Timer already exists. "
|
|
"Initialize platform SoC using with_timer=False")
|
|
|
|
self.submodules.timer0 = timer.Timer(width=64)
|
|
|
|
self.submodules.kernel_cpu = amp.KernelCPU(self.platform)
|
|
self.add_wb_sdram_if(self.kernel_cpu.wb_sdram)
|
|
|
|
self.submodules.mailbox = amp.Mailbox()
|
|
self.add_wb_slave(mem_decoder(self.mem_map["mailbox"]),
|
|
self.mailbox.i1)
|
|
self.kernel_cpu.add_wb_slave(mem_decoder(self.mem_map["mailbox"]),
|
|
self.mailbox.i2)
|
|
self.add_memory_region("mailbox",
|
|
self.mem_map["mailbox"] | 0x80000000, 4)
|