M-Labs/artiq
2
0
Fork 3
mirror of https://github.com/m-labs/artiq.git synced 2025-01-23 17:08:12 +08:00
Code Issues Projects Releases Wiki Activity
bff8c8cb05
artiq/artiq/gateware/drtio/transceiver
History
Sebastien Bourdeauducq f007895fad drtio/gth_ultrascale: fix rtiox clock domain
2019-01-03 20:49:38 +08:00
..
__init__.py drtio: GTX WIP 2016-10-14 00:36:13 +08:00
clock_aligner.py add artix7 gtp (3gbps), share clock aligner with gth_ultrascale 2018-01-19 12:17:54 +01:00
gth_ultrascale_init.py drtio/gth: cleanup import 2018-03-06 10:56:07 +01:00
gth_ultrascale.py drtio/gth_ultrascale: fix rtiox clock domain 2019-01-03 20:49:38 +08:00
gtp_7series_init.py drtio/transceiver/gtp: implement tx multi lane phase alignment sequence 2018-02-27 12:32:25 +01:00
gtp_7series.py drtio/transceiver/gtp: implement tx multi lane phase alignment sequence 2018-02-27 12:32:25 +01:00