2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-22 01:44:00 +08:00
artiq/soc/targets
2015-04-11 21:59:29 +08:00
..
artiq_kc705.py targets/kc705: do not depend on particular Migen generated signal names 2015-04-11 21:46:57 +08:00
artiq_pipistrello.py soc/targets: use mem_map, fix addressing conflict on UP between ethernet and dds 2015-04-11 21:32:11 +08:00
artiq_ppro.py targets/ppro: fix mem_map update 2015-04-11 21:59:29 +08:00