2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-12 13:16:35 +08:00
artiq/artiq/gateware/serwb
2017-08-30 17:59:10 +02:00
..
__init__.py gateware/serwb: SERWBPLL, SERWBPHY, SERWBCore and add checks in delay finding to verify the sampling window 2017-08-30 14:40:11 +02:00
core.py gateware/serwb: change serdes clock domain to serwb_serdes 2017-08-30 15:44:44 +02:00
etherbone.py gateware/serwb: SERWBPLL, SERWBPHY, SERWBCore and add checks in delay finding to verify the sampling window 2017-08-30 14:40:11 +02:00
kusphy.py gateware/serwb: change serdes clock domain to serwb_serdes 2017-08-30 15:44:44 +02:00
packet.py Add serial Wishbone bridge 2017-08-21 12:22:05 -04:00
phy.py gateware/serwb: add test for phy initialization 2017-08-30 17:59:10 +02:00
s7phy.py gateware/serwb: change serdes clock domain to serwb_serdes 2017-08-30 15:44:44 +02:00