mirror of https://github.com/m-labs/artiq
53 lines
1.4 KiB
Python
53 lines
1.4 KiB
Python
core_addr = "192.168.1.70"
|
|
|
|
device_db = {
|
|
"core": {
|
|
"type": "local",
|
|
"module": "artiq.coredevice.core",
|
|
"class": "Core",
|
|
"arguments": {
|
|
"host": core_addr,
|
|
"ref_period": 1e-9,
|
|
"analyzer_proxy": "core_analyzer"
|
|
}
|
|
},
|
|
"core_log": {
|
|
"type": "controller",
|
|
"host": "::1",
|
|
"port": 1068,
|
|
"command": "aqctl_corelog -p {port} --bind {bind} " + core_addr
|
|
},
|
|
"core_moninj": {
|
|
"type": "controller",
|
|
"host": "::1",
|
|
"port_proxy": 1383,
|
|
"port": 1384,
|
|
"command": "aqctl_moninj_proxy --port-proxy {port_proxy} --port-control {port} --bind {bind} " + core_addr
|
|
},
|
|
"core_analyzer": {
|
|
"type": "controller",
|
|
"host": "::1",
|
|
"port_proxy": 1385,
|
|
"port": 1386,
|
|
"command": "aqctl_coreanalyzer_proxy --port-proxy {port_proxy} --port-control {port} --bind {bind} " + core_addr
|
|
},
|
|
"core_cache": {
|
|
"type": "local",
|
|
"module": "artiq.coredevice.cache",
|
|
"class": "CoreCache"
|
|
},
|
|
"core_dma": {
|
|
"type": "local",
|
|
"module": "artiq.coredevice.dma",
|
|
"class": "CoreDMA"
|
|
},
|
|
}
|
|
|
|
for i in range(3):
|
|
device_db["led" + str(i)] = {
|
|
"type": "local",
|
|
"module": "artiq.coredevice.ttl",
|
|
"class": "TTLOut",
|
|
"arguments": {"channel": i << 16},
|
|
}
|