mirror of
https://github.com/m-labs/artiq.git
synced 2025-02-11 01:53:18 +08:00
* xilinx ODDR2 SRTYPE * flterm leak * I/ODELAY VTC/reset sequencing * sayma SDRAM clock buffer LOC |
||
---|---|---|
.. | ||
meta.yaml |
* xilinx ODDR2 SRTYPE * flterm leak * I/ODELAY VTC/reset sequencing * sayma SDRAM clock buffer LOC |
||
---|---|---|
.. | ||
meta.yaml |