2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-05 01:36:39 +08:00
artiq/soc
Robert Jordens 67715f0d2e pipistrello: only put serdes on the lower ttls
this setup is getting a bit power hungry.

pmt0, 1 (rtio channels 0, 1): 4x in and out
ttl0, 1 (rtio channels 2, 3): 4x out
ttl2 (rtio channel 4): 8x out
2015-07-28 12:54:31 -06:00
..
runtime Revert "rtiocrg.c: pipistrello also has pll_reset" 2015-07-27 22:18:45 -06:00
targets pipistrello: only put serdes on the lower ttls 2015-07-28 12:54:31 -06:00