2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-29 13:13:34 +08:00
artiq/artiq
2015-10-06 18:12:57 +08:00
..
coredevice doc: document core device driver. Closes #119 2015-10-06 18:12:57 +08:00
devices copyright: claim contributions 2015-09-06 16:08:57 -06:00
frontend Graceful experiment termination. Closes #76 2015-10-06 13:50:00 +08:00
gateware rtio/dds: use rio_phy domain to reset FTW tracker. Closes #120 2015-10-04 22:53:51 +08:00
gui Graceful experiment termination. Closes #76 2015-10-06 13:50:00 +08:00
language Graceful experiment termination. Closes #76 2015-10-06 13:50:00 +08:00
master Graceful experiment termination. Closes #76 2015-10-06 13:50:00 +08:00
protocols master: consistent db function argument names 2015-10-04 18:27:44 +08:00
py2llvm Fold llvmlite patches into m-labs/llvmlite repository. 2015-08-05 03:49:01 +03:00
sim refactor ddb/pdb/rdb 2015-07-13 22:21:32 +02:00
test Graceful experiment termination. Closes #76 2015-10-06 13:50:00 +08:00
transforms expose machine units to user 2015-07-01 22:22:53 +02:00
wavesynth copyright: claim contributions 2015-09-06 16:08:57 -06:00
__init__.py import DDS phase modes at the top level 2015-07-29 23:32:33 +08:00
tools.py use Python 3.5 coroutines 2015-10-03 19:28:57 +08:00