2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-05 17:56:37 +08:00
artiq/doc/manual
2015-08-02 16:40:43 +03:00
..
conf.py Fix Mock usage in sphinx configuration. 2015-07-26 09:49:39 +03:00
core_device_flash_storage.rst Rename artiq_coreconfig → artiq_coretool; add log subcommand. 2015-08-02 16:40:43 +03:00
core_drivers_reference.rst complete AD9914 support (no programmable modulus, untested) 2015-07-08 17:22:43 +02:00
core_language_reference.rst refactor ddb/pdb/rdb 2015-07-13 22:21:32 +02:00
default_network_ports.rst manual: add core device moninj port 2015-07-14 20:06:29 +02:00
developing_a_ndsp.rst refactor ddb/pdb/rdb 2015-07-13 22:21:32 +02:00
faq.rst refactor ddb/pdb/rdb 2015-07-13 22:21:32 +02:00
fpga_board_ports.rst gateware: add RTIO clock generator 2015-07-02 18:20:26 +02:00
getting_started.rst refactor ddb/pdb/rdb 2015-07-13 22:21:32 +02:00
index.rst flash_storage: refactor + unit tests + artiq_coreconfig.py CLI + doc 2015-05-27 18:06:12 +08:00
installing.rst Rename artiq_coreconfig → artiq_coretool; add log subcommand. 2015-08-02 16:40:43 +03:00
introduction.rst README/manual: refactor intro 2015-03-23 18:49:07 -06:00
Makefile doc: add sphinx infrastructure 2014-09-18 17:45:54 +08:00
management_system.rst doc/manual/management: add short descriptions of tools 2015-02-15 14:55:15 -07:00
ndsp_reference.rst manual: minor fixes 2015-06-23 19:44:02 +00:00
protocols_reference.rst doc/manual: add fire_and_forget 2015-07-01 22:37:12 +02:00
utilities.rst Rename artiq_coreconfig → artiq_coretool; add log subcommand. 2015-08-02 16:40:43 +03:00