mirror of https://github.com/m-labs/artiq.git
131 lines
4.5 KiB
Python
131 lines
4.5 KiB
Python
from fractions import Fraction
|
|
|
|
from migen.fhdl.std import *
|
|
from mibuild.generic_platform import *
|
|
|
|
from misoclib import lasmicon, spiflash, gpio
|
|
from misoclib.sdramphy import gensdrphy
|
|
from misoclib.gensoc import SDRAMSoC
|
|
|
|
from artiqlib import rtio, ad9858
|
|
|
|
class _CRG(Module):
|
|
def __init__(self, platform, clk_freq):
|
|
self.clock_domains.cd_sys = ClockDomain()
|
|
self.clock_domains.cd_sys_ps = ClockDomain()
|
|
|
|
f0 = 32*1000*1000
|
|
clk32 = platform.request("clk32")
|
|
clk32a = Signal()
|
|
self.specials += Instance("IBUFG", i_I=clk32, o_O=clk32a)
|
|
clk32b = Signal()
|
|
self.specials += Instance("BUFIO2", p_DIVIDE=1,
|
|
p_DIVIDE_BYPASS="TRUE", p_I_INVERT="FALSE",
|
|
i_I=clk32a, o_DIVCLK=clk32b)
|
|
f = Fraction(int(clk_freq), int(f0))
|
|
n, m, p = f.denominator, f.numerator, 8
|
|
assert f0/n*m == clk_freq
|
|
pll_lckd = Signal()
|
|
pll_fb = Signal()
|
|
pll = Signal(6)
|
|
self.specials.pll = Instance("PLL_ADV", p_SIM_DEVICE="SPARTAN6",
|
|
p_BANDWIDTH="OPTIMIZED", p_COMPENSATION="INTERNAL",
|
|
p_REF_JITTER=.01, p_CLK_FEEDBACK="CLKFBOUT",
|
|
i_DADDR=0, i_DCLK=0, i_DEN=0, i_DI=0, i_DWE=0, i_RST=0, i_REL=0,
|
|
p_DIVCLK_DIVIDE=1, p_CLKFBOUT_MULT=m*p//n, p_CLKFBOUT_PHASE=0.,
|
|
i_CLKIN1=clk32b, i_CLKIN2=0, i_CLKINSEL=1,
|
|
p_CLKIN1_PERIOD=1/f0, p_CLKIN2_PERIOD=0.,
|
|
i_CLKFBIN=pll_fb, o_CLKFBOUT=pll_fb, o_LOCKED=pll_lckd,
|
|
o_CLKOUT0=pll[0], p_CLKOUT0_DUTY_CYCLE=.5,
|
|
o_CLKOUT1=pll[1], p_CLKOUT1_DUTY_CYCLE=.5,
|
|
o_CLKOUT2=pll[2], p_CLKOUT2_DUTY_CYCLE=.5,
|
|
o_CLKOUT3=pll[3], p_CLKOUT3_DUTY_CYCLE=.5,
|
|
o_CLKOUT4=pll[4], p_CLKOUT4_DUTY_CYCLE=.5,
|
|
o_CLKOUT5=pll[5], p_CLKOUT5_DUTY_CYCLE=.5,
|
|
p_CLKOUT0_PHASE=0., p_CLKOUT0_DIVIDE=p//1,
|
|
p_CLKOUT1_PHASE=0., p_CLKOUT1_DIVIDE=p//1,
|
|
p_CLKOUT2_PHASE=0., p_CLKOUT2_DIVIDE=p//1,
|
|
p_CLKOUT3_PHASE=0., p_CLKOUT3_DIVIDE=p//1,
|
|
p_CLKOUT4_PHASE=0., p_CLKOUT4_DIVIDE=p//1, # sys
|
|
p_CLKOUT5_PHASE=270., p_CLKOUT5_DIVIDE=p//1, # sys_ps
|
|
)
|
|
self.specials += Instance("BUFG", i_I=pll[4], o_O=self.cd_sys.clk)
|
|
self.specials += Instance("BUFG", i_I=pll[5], o_O=self.cd_sys_ps.clk)
|
|
self.specials += Instance("FD", p_INIT=1, i_D=~pll_lckd,
|
|
i_C=self.cd_sys.clk, o_Q=self.cd_sys.rst)
|
|
|
|
self.specials += Instance("ODDR2", p_DDR_ALIGNMENT="NONE",
|
|
p_INIT=0, p_SRTYPE="SYNC",
|
|
i_D0=0, i_D1=1, i_S=0, i_R=0, i_CE=1,
|
|
i_C0=self.cd_sys.clk, i_C1=~self.cd_sys.clk,
|
|
o_Q=platform.request("sdram_clock"))
|
|
|
|
_tester_io = [
|
|
("user_led", 1, Pins("B:7"), IOStandard("LVTTL")),
|
|
("ttl", 0, Pins("C:13"), IOStandard("LVTTL")),
|
|
("ttl", 1, Pins("C:11"), IOStandard("LVTTL")),
|
|
("ttl", 2, Pins("C:10"), IOStandard("LVTTL")),
|
|
("ttl", 3, Pins("C:9"), IOStandard("LVTTL")),
|
|
("ttl_tx_en", 0, Pins("A:9"), IOStandard("LVTTL")),
|
|
("dds", 0,
|
|
Subsignal("a", Pins("A:5 B:10 A:6 B:9 A:7 B:8")),
|
|
Subsignal("d", Pins("A:12 B:3 A:13 B:2 A:14 B:1 A:15 B:0")),
|
|
Subsignal("sel", Pins("A:2 B:14 A:1 B:15 A:0")),
|
|
Subsignal("p", Pins("A:8 B:12")),
|
|
Subsignal("fud_n", Pins("B:11")),
|
|
Subsignal("wr_n", Pins("A:4")),
|
|
Subsignal("rd_n", Pins("B:13")),
|
|
Subsignal("rst_n", Pins("A:3")),
|
|
IOStandard("LVTTL")),
|
|
]
|
|
|
|
class ARTIQSoC(SDRAMSoC):
|
|
default_platform = "papilio_pro"
|
|
|
|
csr_map = {
|
|
"rtio": 10
|
|
}
|
|
csr_map.update(SDRAMSoC.csr_map)
|
|
|
|
def __init__(self, platform, cpu_type="or1k", **kwargs):
|
|
clk_freq = 80*1000*1000
|
|
SDRAMSoC.__init__(self, platform, clk_freq,
|
|
cpu_reset_address=0x160000, cpu_type=cpu_type, **kwargs)
|
|
platform.add_extension(_tester_io)
|
|
|
|
self.submodules.crg = _CRG(platform, clk_freq)
|
|
|
|
sdram_geom = lasmicon.GeomSettings(
|
|
bank_a=2,
|
|
row_a=12,
|
|
col_a=8
|
|
)
|
|
sdram_timing = lasmicon.TimingSettings(
|
|
tRP=self.ns(15),
|
|
tRCD=self.ns(15),
|
|
tWR=self.ns(14),
|
|
tWTR=2,
|
|
tREFI=self.ns(64*1000*1000/4096, False),
|
|
tRFC=self.ns(66),
|
|
req_queue_size=8,
|
|
read_time=32,
|
|
write_time=16
|
|
)
|
|
self.submodules.sdrphy = gensdrphy.GENSDRPHY(platform.request("sdram"))
|
|
self.register_sdram_phy(self.sdrphy.dfi, self.sdrphy.phy_settings, sdram_geom, sdram_timing)
|
|
|
|
# BIOS is in SPI flash
|
|
self.submodules.spiflash = spiflash.SpiFlash(platform.request("spiflash2x"),
|
|
cmd=0xefef, cmd_width=16, addr_width=24, dummy=4, div=4)
|
|
self.flash_boot_address = 0x70000
|
|
self.register_rom(self.spiflash.bus)
|
|
|
|
self.submodules.leds = gpio.GPIOOut(Cat(platform.request("user_led", 0),
|
|
platform.request("user_led", 1)))
|
|
self.comb += platform.request("ttl_tx_en").eq(1)
|
|
self.submodules.rtio = rtio.RTIO([platform.request("ttl", i) for i in range(4)])
|
|
self.submodules.dds = ad9858.AD9858(platform.request("dds"))
|
|
self.add_wb_slave(lambda a: a[26:29] == 3, self.dds.bus)
|
|
|
|
default_subtarget = ARTIQSoC
|