mirror of https://github.com/m-labs/artiq
89 lines
2.8 KiB
Rust
89 lines
2.8 KiB
Rust
pub mod i2c {
|
|
use ::send;
|
|
use ::recv;
|
|
use kernel_proto::*;
|
|
|
|
pub extern fn start(busno: i32) {
|
|
send(&I2cStartRequest { busno: busno as u32 });
|
|
recv!(&I2cBasicReply { succeeded } => if !succeeded {
|
|
raise!("I2CError", "I2C bus could not be accessed");
|
|
});
|
|
}
|
|
|
|
pub extern fn restart(busno: i32) {
|
|
send(&I2cRestartRequest { busno: busno as u32 });
|
|
recv!(&I2cBasicReply { succeeded } => if !succeeded {
|
|
raise!("I2CError", "I2C bus could not be accessed");
|
|
});
|
|
}
|
|
|
|
pub extern fn stop(busno: i32) {
|
|
send(&I2cStopRequest { busno: busno as u32 });
|
|
recv!(&I2cBasicReply { succeeded } => if !succeeded {
|
|
raise!("I2CError", "I2C bus could not be accessed");
|
|
});
|
|
}
|
|
|
|
pub extern fn write(busno: i32, data: i32) -> bool {
|
|
send(&I2cWriteRequest { busno: busno as u32, data: data as u8 });
|
|
recv!(&I2cWriteReply { succeeded, ack } => {
|
|
if !succeeded {
|
|
raise!("I2CError", "I2C bus could not be accessed");
|
|
}
|
|
ack
|
|
})
|
|
}
|
|
|
|
pub extern fn read(busno: i32, ack: bool) -> i32 {
|
|
send(&I2cReadRequest { busno: busno as u32, ack: ack });
|
|
recv!(&I2cReadReply { succeeded, data } => {
|
|
if !succeeded {
|
|
raise!("I2CError", "I2C bus could not be accessed");
|
|
}
|
|
data
|
|
}) as i32
|
|
}
|
|
|
|
pub extern fn switch_select(busno: i32, address: i32, mask: i32) {
|
|
send(&I2cSwitchSelectRequest {
|
|
busno: busno as u32,
|
|
address: address as u8,
|
|
mask: mask as u8 });
|
|
recv!(&I2cBasicReply { succeeded } => { if !succeeded {
|
|
raise!("I2CError", "I2C bus could not be accessed");
|
|
}
|
|
});
|
|
}
|
|
}
|
|
|
|
pub mod spi {
|
|
use ::send;
|
|
use ::recv;
|
|
use kernel_proto::*;
|
|
|
|
pub extern fn set_config(busno: i32, flags: i32, length: i32, div: i32, cs: i32) {
|
|
send(&SpiSetConfigRequest { busno: busno as u32, flags: flags as u8,
|
|
length: length as u8, div: div as u8, cs: cs as u8 });
|
|
recv!(&SpiBasicReply { succeeded } => if !succeeded {
|
|
raise!("SPIError", "SPI bus could not be accessed");
|
|
});
|
|
}
|
|
|
|
pub extern fn write(busno: i32, data: i32) {
|
|
send(&SpiWriteRequest { busno: busno as u32, data: data as u32 });
|
|
recv!(&SpiBasicReply { succeeded } => if !succeeded {
|
|
raise!("SPIError", "SPI bus could not be accessed");
|
|
});
|
|
}
|
|
|
|
pub extern fn read(busno: i32) -> i32 {
|
|
send(&SpiReadRequest { busno: busno as u32 });
|
|
recv!(&SpiReadReply { succeeded, data } => {
|
|
if !succeeded {
|
|
raise!("SPIError", "SPI bus could not be accessed");
|
|
}
|
|
data
|
|
}) as i32
|
|
}
|
|
}
|