M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00
Code Issues Projects Releases Wiki Activity

runtime: support for RTIO PLL

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2015-07-27 20:11:31 +08:00
parent d7138b25f2
commit fe57308e71
2 changed files with 21 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
soc/runtime/main.c
View File

@ -253,6 +253,10 @@ int main(void)
puts("Press 't' to enter test mode...");
blink_led();
#ifdef CSR_RTIO_CRG_PLL_RESET_ADDR
rtio_crg_pll_reset_write(0);
#endif
if(check_test_mode()) {
puts("Entering test mode.");
test_main();

18
soc/runtime/session.c
View File

@ -128,6 +128,22 @@ static int check_flash_storage_key_len(char *key, unsigned int key_len)
return 1;
}
static void switch_clock(int clk)
{
int current_clk;
current_clk = rtio_crg_clock_sel_read();
if(clk == current_clk)
return;
#ifdef CSR_RTIO_CRG_PLL_RESET_ADDR
rtio_crg_pll_reset_write(1);
#endif
rtio_crg_clock_sel_write(clk);
#ifdef CSR_RTIO_CRG_PLL_RESET_ADDR
rtio_crg_pll_reset_write(0);
#endif
}
static int process_input(void)
{
switch(buffer_in[8]) {
@ -154,7 +170,7 @@ static int process_input(void)
submit_output(9);
break;
}
rtio_crg_clock_sel_write(buffer_in[9]);
switch_clock(buffer_in[9]);
buffer_out[8] = REMOTEMSG_TYPE_CLOCK_SWITCH_COMPLETED;
submit_output(9);
break;